embedded-hal-mock 0.11.1

A collection of mocked devices that implement the embedded-hal traits
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
//! I²C mock implementations.
//!
//! ## Usage
//!
//! ```
//! # use eh1 as embedded_hal;
//! use embedded_hal::i2c::{ErrorKind, I2c, Operation};
//! use embedded_hal_mock::eh1::i2c::{Mock as I2cMock, Transaction as I2cTransaction};
//!
//! // Configure expectations
//! let expectations = [
//!     I2cTransaction::write(0xaa, vec![1, 2]),
//!     I2cTransaction::read(0xbb, vec![3, 4]),
//! ];
//! let mut i2c = I2cMock::new(&expectations);
//!
//! // Writing
//! i2c.write(0xaa, &vec![1, 2]).unwrap();
//!
//! // Reading
//! let mut buf = vec![0; 2];
//! i2c.read(0xbb, &mut buf).unwrap();
//! assert_eq!(buf, vec![3, 4]);
//!
//! // Finalise expectations
//! i2c.done();
//! ```
//!
//! ## Testing Error Handling
//!
//! If you want to test error handling of your code, you can attach an error to
//! a transaction. When the transaction is executed, an error is returned.
//!
//! ```
//! # use eh1 as embedded_hal;
//! # use embedded_hal::i2c::I2c;
//! # use embedded_hal::i2c::ErrorKind;
//! # use embedded_hal_mock::eh1::i2c::{Mock as I2cMock, Transaction as I2cTransaction};
//!
//! // Configure expectations
//! let expectations = [
//!     I2cTransaction::write(0xaa, vec![1, 2]),
//!     I2cTransaction::read(0xbb, vec![3, 4]).with_error(ErrorKind::Other),
//! ];
//! let mut i2c = I2cMock::new(&expectations);
//!
//! // Writing returns without an error
//! i2c.write(0xaa, &vec![1, 2]).unwrap();
//!
//! // Reading returns an error
//! let mut buf = vec![0; 2];
//! let err = i2c.read(0xbb, &mut buf).unwrap_err();
//! assert_eq!(err, ErrorKind::Other);
//!
//! // Finalise expectations
//! i2c.done();
//! ```

use eh1 as embedded_hal;
use embedded_hal::i2c::{self, ErrorKind, ErrorType, I2c};

use crate::common::Generic;

/// I2C Transaction modes
#[derive(Clone, Debug, PartialEq, Eq)]
pub enum Mode {
    /// Write transaction
    Write,
    /// Read transaction
    Read,
    /// Write and read transaction
    WriteRead,
    /// Mark the start of a transaction
    TransactionStart,
    /// Mark the end of a transaction
    TransactionEnd,
}

/// I2C Transaction type
///
/// Models an I2C read or write
#[derive(Clone, Debug, PartialEq, Eq)]
pub struct Transaction {
    expected_mode: Mode,
    expected_addr: u8,
    expected_data: Vec<u8>,
    response_data: Vec<u8>,
    /// An optional error return for a transaction.
    ///
    /// This is in addition to the mode to allow validation that the
    /// transaction mode is correct prior to returning the error.
    expected_err: Option<ErrorKind>,
}

impl Transaction {
    /// Create a Write transaction
    pub fn write(addr: u8, expected: Vec<u8>) -> Transaction {
        Transaction {
            expected_mode: Mode::Write,
            expected_addr: addr,
            expected_data: expected,
            response_data: Vec::new(),
            expected_err: None,
        }
    }

    /// Create a Read transaction
    pub fn read(addr: u8, response: Vec<u8>) -> Transaction {
        Transaction {
            expected_mode: Mode::Read,
            expected_addr: addr,
            expected_data: Vec::new(),
            response_data: response,
            expected_err: None,
        }
    }

    /// Create a WriteRead transaction
    pub fn write_read(addr: u8, expected: Vec<u8>, response: Vec<u8>) -> Transaction {
        Transaction {
            expected_mode: Mode::WriteRead,
            expected_addr: addr,
            expected_data: expected,
            response_data: response,
            expected_err: None,
        }
    }

    /// Create nested transactions
    pub fn transaction_start(addr: u8) -> Transaction {
        Transaction {
            expected_mode: Mode::TransactionStart,
            expected_addr: addr,
            expected_data: Vec::new(),
            response_data: Vec::new(),
            expected_err: None,
        }
    }

    /// Create nested transactions
    pub fn transaction_end(addr: u8) -> Transaction {
        Transaction {
            expected_mode: Mode::TransactionEnd,
            expected_addr: addr,
            expected_data: Vec::new(),
            response_data: Vec::new(),
            expected_err: None,
        }
    }

    /// Add an error return to a transaction
    ///
    /// This is used to mock failure behaviours.
    ///
    /// Note: When attaching this to a read transaction, the response in the
    /// expectation will not actually be written to the buffer.
    pub fn with_error(mut self, error: ErrorKind) -> Self {
        self.expected_err = Some(error);
        self
    }
}

/// Mock I2C implementation
///
/// This supports the specification and evaluation of expectations to allow
/// automated testing of I2C based drivers. Mismatches between expectations
/// will cause runtime assertions to assist in locating the source of the
/// fault.
pub type Mock = Generic<Transaction>;

impl ErrorType for Mock {
    type Error = ErrorKind;
}

impl I2c for Mock {
    fn read(&mut self, address: u8, buffer: &mut [u8]) -> Result<(), Self::Error> {
        let e = self
            .next()
            .expect("no pending expectation for i2c::read call");

        assert_eq!(e.expected_mode, Mode::Read, "i2c::read unexpected mode");
        assert_eq!(e.expected_addr, address, "i2c::read address mismatch");

        assert_eq!(
            buffer.len(),
            e.response_data.len(),
            "i2c:read mismatched response length"
        );

        match e.expected_err {
            Some(err) => Err(err),
            None => {
                buffer.copy_from_slice(&e.response_data);
                Ok(())
            }
        }
    }

    fn write(&mut self, address: u8, bytes: &[u8]) -> Result<(), Self::Error> {
        let e = self
            .next()
            .expect("no pending expectation for i2c::write call");

        assert_eq!(e.expected_mode, Mode::Write, "i2c::write unexpected mode");
        assert_eq!(e.expected_addr, address, "i2c::write address mismatch");
        assert_eq!(
            e.expected_data, bytes,
            "i2c::write data does not match expectation"
        );

        match e.expected_err {
            Some(err) => Err(err),
            None => Ok(()),
        }
    }

    fn write_read(
        &mut self,
        address: u8,
        bytes: &[u8],
        buffer: &mut [u8],
    ) -> Result<(), Self::Error> {
        let e = self
            .next()
            .expect("no pending expectation for i2c::write_read call");

        assert_eq!(
            e.expected_mode,
            Mode::WriteRead,
            "i2c::write_read unexpected mode"
        );
        assert_eq!(e.expected_addr, address, "i2c::write_read address mismatch");
        assert_eq!(
            e.expected_data, bytes,
            "i2c::write_read write data does not match expectation"
        );

        assert_eq!(
            buffer.len(),
            e.response_data.len(),
            "i2c::write_read mismatched response length"
        );

        match e.expected_err {
            Some(err) => Err(err),
            None => {
                buffer.copy_from_slice(&e.response_data);
                Ok(())
            }
        }
    }

    fn transaction<'a>(
        &mut self,
        address: u8,
        operations: &mut [i2c::Operation<'a>],
    ) -> Result<(), Self::Error> {
        let w = self
            .next()
            .expect("no pending expectation for i2c::transaction call");

        assert_eq!(
            w.expected_mode,
            Mode::TransactionStart,
            "i2c::transaction_start unexpected mode"
        );

        for op in operations {
            match op {
                i2c::Operation::Read(r) => self.read(address, r),
                i2c::Operation::Write(w) => self.write(address, w),
            }
            .unwrap();
        }

        let w = self
            .next()
            .expect("no pending expectation for i2c::transaction call");

        assert_eq!(
            w.expected_mode,
            Mode::TransactionEnd,
            "i2c::transaction_end unexpected mode"
        );

        Ok(())
    }
}

#[cfg(feature = "embedded-hal-async")]
impl embedded_hal_async::i2c::I2c for Mock {
    async fn read(&mut self, address: u8, buffer: &mut [u8]) -> Result<(), Self::Error> {
        I2c::read(self, address, buffer)
    }

    async fn write(&mut self, address: u8, bytes: &[u8]) -> Result<(), Self::Error> {
        I2c::write(self, address, bytes)
    }

    async fn write_read(
        &mut self,
        address: u8,
        bytes: &[u8],
        buffer: &mut [u8],
    ) -> Result<(), Self::Error> {
        I2c::write_read(self, address, bytes, buffer)
    }

    async fn transaction<'a>(
        &mut self,
        address: u8,
        operations: &mut [i2c::Operation<'a>],
    ) -> Result<(), Self::Error> {
        I2c::transaction(self, address, operations)
    }
}

#[cfg(test)]
mod test {
    use std::time::SystemTime;

    use super::*;

    #[test]
    fn write() {
        let expectations = [Transaction::write(0xaa, vec![10, 12])];
        let mut i2c = Mock::new(&expectations);

        i2c.write(0xaa, &vec![10, 12]).unwrap();

        i2c.done();
    }

    #[test]
    fn read() {
        let expectations = [Transaction::read(0xaa, vec![1, 2])];
        let mut i2c = Mock::new(&expectations);

        let mut buf = vec![0; 2];
        i2c.read(0xaa, &mut buf).unwrap();
        assert_eq!(vec![1, 2], buf);

        i2c.done();
    }

    #[test]
    fn write_read() {
        let expectations = [Transaction::write_read(0xaa, vec![1, 2], vec![3, 4])];
        let mut i2c = Mock::new(&expectations);

        let v = vec![1, 2];
        let mut buf = vec![0; 2];
        i2c.write_read(0xaa, &v, &mut buf).unwrap();
        assert_eq!(vec![3, 4], buf);

        i2c.done();
    }

    #[test]
    fn multiple_transactions() {
        let expectations = [
            Transaction::write(0xaa, vec![1, 2]),
            Transaction::read(0xbb, vec![3, 4]),
        ];
        let mut i2c = Mock::new(&expectations);

        i2c.write(0xaa, &vec![1, 2]).unwrap();

        let mut v = vec![0; 2];
        i2c.read(0xbb, &mut v).unwrap();

        assert_eq!(v, vec![3, 4]);

        i2c.done();
    }

    #[test]
    fn test_i2c_mock_multiple_transaction() {
        let expectations = [
            Transaction::transaction_start(0xaa),
            Transaction::write(0xaa, vec![1, 2]),
            Transaction::read(0xaa, vec![3, 4]),
            Transaction::transaction_end(0xaa),
        ];
        let mut i2c = Mock::new(&expectations);

        let mut v = vec![0u8; 2];
        i2c.transaction(
            0xaa,
            &mut [
                i2c::Operation::Write(&vec![1, 2]),
                i2c::Operation::Read(&mut v),
            ],
        )
        .unwrap();

        assert_eq!(v, vec![3, 4]);

        i2c.done();
    }

    #[test]
    #[should_panic(expected = "i2c::write data does not match expectation")]
    fn write_data_mismatch() {
        let expectations = [Transaction::write(0xaa, vec![1, 2])];
        let mut i2c = Mock::new(&expectations);

        i2c.write(0xaa, &vec![1, 3]).unwrap();
    }

    #[test]
    #[should_panic(expected = "i2c::write unexpected mode")]
    fn transaction_type_mismatch() {
        let expectations = [Transaction::read(0xaa, vec![10, 12])];
        let mut i2c = Mock::new(&expectations);

        let mut buf = vec![0; 2];
        i2c.write(0xaa, &mut buf).unwrap();
    }

    #[test]
    #[should_panic(expected = "i2c::write_read address mismatch")]
    fn address_mismatch() {
        let expectations = [Transaction::write_read(0xbb, vec![1, 2], vec![3, 4])];
        let mut i2c = Mock::new(&expectations);

        let v = vec![1, 2];
        let mut buf = vec![0; 2];
        i2c.write_read(0xaa, &v, &mut buf).unwrap();
    }

    #[test]
    #[should_panic(expected = "i2c::write unexpected mode")]
    fn test_i2c_mock_mode_err() {
        let expectations = [Transaction::read(0xaa, vec![10, 12])];
        let mut i2c = Mock::new(&expectations);

        i2c.write(0xaa, &vec![10, 12]).unwrap();

        i2c.done();
    }

    #[test]
    #[should_panic(expected = "Not all expectations consumed")]
    fn unconsumed_expectations() {
        let expectations = [
            Transaction::write(0xaa, vec![10, 12]),
            Transaction::write(0xaa, vec![10, 12]),
        ];
        let mut i2c = Mock::new(&expectations);

        i2c.write(0xaa, &vec![10, 12]).unwrap();

        i2c.done();
    }

    #[test]
    fn clone_linked_to_original() {
        let expectations = [
            Transaction::read(0xaa, vec![1, 2]),
            Transaction::write(0xbb, vec![3, 4]),
        ];
        let mut i2c = Mock::new(&expectations);

        // Clone mock. The clone should be linked to the same data as the original.
        let mut i2c_clone = i2c.clone();

        // Read on the original mock
        let mut buf = vec![0; 2];
        i2c.read(0xaa, &mut buf).unwrap();
        assert_eq!(vec![1, 2], buf);

        // Write on the clone
        i2c_clone.write(0xbb, &[3, 4]).unwrap();

        // Randomly call `.done()` on the original mock, or on the clone.
        // Use "system time % 2" as poor man's `rand()`.
        let now = SystemTime::now()
            .duration_since(SystemTime::UNIX_EPOCH)
            .unwrap();
        if now.as_millis() % 2 == 0 {
            i2c.done();
        } else {
            i2c_clone.done();
        }
    }

    mod with_error {
        use super::*;

        #[test]
        fn write() {
            let expected_err = ErrorKind::Other;
            let mut i2c = Mock::new(&[
                Transaction::write(0xaa, vec![10, 12]).with_error(expected_err.clone())
            ]);
            let err = i2c.write(0xaa, &vec![10, 12]).unwrap_err();
            assert_eq!(err, expected_err);
            i2c.done();
        }

        /// The transaction mode should still be validated.
        #[test]
        #[should_panic(expected = "i2c::read unexpected mode")]
        fn write_wrong_mode() {
            let mut i2c =
                Mock::new(&[Transaction::write(0xaa, vec![10, 12]).with_error(ErrorKind::Other)]);
            let mut buf = vec![0; 2];
            let _ = i2c.read(0xaa, &mut buf);
        }

        /// The transaction bytes should still be validated.
        #[test]
        #[should_panic(expected = "i2c::write data does not match expectation")]
        fn write_wrong_data() {
            let mut i2c =
                Mock::new(&[Transaction::write(0xaa, vec![10, 12]).with_error(ErrorKind::Other)]);
            let _ = i2c.write(0xaa, &vec![10, 13]);
        }

        #[test]
        fn read() {
            let expected_err = ErrorKind::Other;
            let mut i2c =
                Mock::new(
                    &[Transaction::read(0xaa, vec![10, 12]).with_error(expected_err.clone())],
                );
            let mut buf = vec![0; 2];
            let err = i2c.read(0xaa, &mut buf).unwrap_err();
            assert_eq!(err, expected_err);
            i2c.done();
        }

        /// The transaction mode should still be validated.
        #[test]
        #[should_panic(expected = "i2c::write unexpected mode")]
        fn read_wrong_mode() {
            let mut i2c =
                Mock::new(&[Transaction::read(0xaa, vec![10, 12]).with_error(ErrorKind::Other)]);
            let _ = i2c.write(0xaa, &vec![10, 12]);
        }

        #[test]
        fn write_read() {
            let expected_err = ErrorKind::Other;
            let mut i2c = Mock::new(&[Transaction::write_read(0xaa, vec![10, 12], vec![13, 14])
                .with_error(expected_err.clone())]);
            let mut buf = vec![0; 2];
            let err = i2c.write_read(0xaa, &[10, 12], &mut buf).unwrap_err();
            assert_eq!(err, expected_err);
            i2c.done();
        }

        /// The transaction mode should still be validated.
        #[test]
        #[should_panic(expected = "i2c::write unexpected mode")]
        fn write_read_wrong_mode() {
            let mut i2c = Mock::new(&[Transaction::write_read(0xaa, vec![10, 12], vec![13, 14])
                .with_error(ErrorKind::Other)]);
            let _ = i2c.write(0xaa, &vec![10, 12]);
        }

        /// The transaction bytes should still be validated.
        #[test]
        #[should_panic(expected = "i2c::write_read write data does not match expectation")]
        fn write_read_wrong_data() {
            let mut i2c = Mock::new(&[Transaction::write_read(0xaa, vec![10, 12], vec![13, 14])
                .with_error(ErrorKind::Other)]);
            let mut buf = vec![0; 2];
            let _ = i2c.write_read(0xaa, &vec![10, 13], &mut buf);
        }
    }

    /// Test that the async trait impls call the synchronous variants under the hood.
    #[tokio::test]
    #[cfg(feature = "embedded-hal-async")]
    async fn async_impls() {
        use embedded_hal_async::i2c::I2c;
        let expectations = [
            Transaction::read(0xaa, vec![1, 2]),
            Transaction::write(0xaa, vec![10, 12]),
            Transaction::write_read(0xaa, vec![3, 4], vec![5, 6]),
            Transaction::transaction_start(0xbb),
            Transaction::write(0xbb, vec![7, 8]),
            Transaction::transaction_end(0xbb),
        ];
        let mut i2c = Mock::new(&expectations);

        // Test read
        let mut buf = vec![0; 2];
        I2c::read(&mut i2c, 0xaa, &mut buf).await.unwrap();
        assert_eq!(vec![1, 2], buf);

        // Test write
        I2c::write(&mut i2c, 0xaa, &vec![10, 12]).await.unwrap();

        // Test write_read
        let mut buf = vec![0; 2];
        I2c::write_read(&mut i2c, 0xaa, &vec![3, 4], &mut buf)
            .await
            .unwrap();
        assert_eq!(vec![5, 6], buf);

        // Test transaction
        I2c::transaction(&mut i2c, 0xbb, &mut [i2c::Operation::Write(&vec![7, 8])])
            .await
            .unwrap();

        i2c.done();
    }
}