1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
// SPDX-FileCopyrightText: Inria-AIO, Cryspen, and Christian Amsüss
// SPDX-License-Identifier: MIT OR Apache-2.0
/// Trait indicating that there is hardware support for SHA2.
///
/// The assumptions on the hardware so far are:
/// * It takes *most* data in chunks that are the block size.
/// * The first chunk size may be different. (Yes that is odd; nonetheless, that is how the
/// STM32WB55 works).
/// * It may or may not add the padding. If it does add the padding, an incomplete block may be
/// sent at finalization.
/// * All those decisions are known at build time, and expressed in constants.