efm32pg23-pac 0.1.1

Peripheral access API for EFM32PG23 MCU (generated using svd2rust)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178

#[doc = "Register `CHDONE` reader"]
pub struct R(crate::R<CHDONE_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CHDONE_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CHDONE_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CHDONE_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CHDONE` writer"]
pub struct W(crate::W<CHDONE_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CHDONE_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CHDONE_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CHDONE_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `CHDONE0` reader - DMA Channel Link done intr flag"]
pub type CHDONE0_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE0` writer - DMA Channel Link done intr flag"]
pub type CHDONE0_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 0>;
#[doc = "Field `CHDONE1` reader - DMA Channel Link done intr flag"]
pub type CHDONE1_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE1` writer - DMA Channel Link done intr flag"]
pub type CHDONE1_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 1>;
#[doc = "Field `CHDONE2` reader - DMA Channel Link done intr flag"]
pub type CHDONE2_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE2` writer - DMA Channel Link done intr flag"]
pub type CHDONE2_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 2>;
#[doc = "Field `CHDONE3` reader - DMA Channel Link done intr flag"]
pub type CHDONE3_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE3` writer - DMA Channel Link done intr flag"]
pub type CHDONE3_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 3>;
#[doc = "Field `CHDONE4` reader - DMA Channel Link done intr flag"]
pub type CHDONE4_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE4` writer - DMA Channel Link done intr flag"]
pub type CHDONE4_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 4>;
#[doc = "Field `CHDONE5` reader - DMA Channel Link done intr flag"]
pub type CHDONE5_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE5` writer - DMA Channel Link done intr flag"]
pub type CHDONE5_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 5>;
#[doc = "Field `CHDONE6` reader - DMA Channel Link done intr flag"]
pub type CHDONE6_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE6` writer - DMA Channel Link done intr flag"]
pub type CHDONE6_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 6>;
#[doc = "Field `CHDONE7` reader - DMA Channel Link done intr flag"]
pub type CHDONE7_R = crate::BitReader<bool>;
#[doc = "Field `CHDONE7` writer - DMA Channel Link done intr flag"]
pub type CHDONE7_W<'a> = crate::BitWriter<'a, u32, CHDONE_SPEC, bool, 7>;
impl R {
    #[doc = "Bit 0 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone0(&self) -> CHDONE0_R {
        CHDONE0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone1(&self) -> CHDONE1_R {
        CHDONE1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone2(&self) -> CHDONE2_R {
        CHDONE2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone3(&self) -> CHDONE3_R {
        CHDONE3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone4(&self) -> CHDONE4_R {
        CHDONE4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone5(&self) -> CHDONE5_R {
        CHDONE5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone6(&self) -> CHDONE6_R {
        CHDONE6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone7(&self) -> CHDONE7_R {
        CHDONE7_R::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone0(&mut self) -> CHDONE0_W {
        CHDONE0_W::new(self)
    }
    #[doc = "Bit 1 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone1(&mut self) -> CHDONE1_W {
        CHDONE1_W::new(self)
    }
    #[doc = "Bit 2 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone2(&mut self) -> CHDONE2_W {
        CHDONE2_W::new(self)
    }
    #[doc = "Bit 3 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone3(&mut self) -> CHDONE3_W {
        CHDONE3_W::new(self)
    }
    #[doc = "Bit 4 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone4(&mut self) -> CHDONE4_W {
        CHDONE4_W::new(self)
    }
    #[doc = "Bit 5 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone5(&mut self) -> CHDONE5_W {
        CHDONE5_W::new(self)
    }
    #[doc = "Bit 6 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone6(&mut self) -> CHDONE6_W {
        CHDONE6_W::new(self)
    }
    #[doc = "Bit 7 - DMA Channel Link done intr flag"]
    #[inline(always)]
    pub fn chdone7(&mut self) -> CHDONE7_W {
        CHDONE7_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "No Description\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [chdone](index.html) module"]
pub struct CHDONE_SPEC;
impl crate::RegisterSpec for CHDONE_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [chdone::R](R) reader structure"]
impl crate::Readable for CHDONE_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [chdone::W](W) writer structure"]
impl crate::Writable for CHDONE_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CHDONE to value 0"]
impl crate::Resettable for CHDONE_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}