efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29

///Register `CHBUSY` reader
pub type R = crate::R<CHBUSYrs>;
///Field `BUSY` reader - Channels Busy
pub type BusyR = crate::FieldReader;
impl R {
    ///Bits 0:7 - Channels Busy
    #[inline(always)]
    pub fn busy(&self) -> BusyR {
        BusyR::new((self.bits & 0xff) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CHBUSY")
            .field("busy", &self.busy())
            .finish()
    }
}
///DMA Channel Busy Register
///
///You can [`read`](crate::Reg::read) this register and get [`chbusy::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct CHBUSYrs;
impl crate::RegisterSpec for CHBUSYrs {
    type Ux = u32;
}
///`read()` method returns [`chbusy::R`](R) reader structure
impl crate::Readable for CHBUSYrs {}
///`reset()` method sets CHBUSY to value 0
impl crate::Resettable for CHBUSYrs {}