efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37

///Register `APORTREQ` reader
pub type R = crate::R<APORTREQrs>;
///Field `APORT1XREQ` reader - 1 If the APORT Bus Connected to APORT1X is Requested
pub type Aport1xreqR = crate::BitReader;
///Field `APORT1YREQ` reader - 1 If the Bus Connected to APORT1Y is Requested
pub type Aport1yreqR = crate::BitReader;
impl R {
    ///Bit 2 - 1 If the APORT Bus Connected to APORT1X is Requested
    #[inline(always)]
    pub fn aport1xreq(&self) -> Aport1xreqR {
        Aport1xreqR::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - 1 If the Bus Connected to APORT1Y is Requested
    #[inline(always)]
    pub fn aport1yreq(&self) -> Aport1yreqR {
        Aport1yreqR::new(((self.bits >> 3) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APORTREQ")
            .field("aport1xreq", &self.aport1xreq())
            .field("aport1yreq", &self.aport1yreq())
            .finish()
    }
}
///APORT Request Status Register
///
///You can [`read`](crate::Reg::read) this register and get [`aportreq::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct APORTREQrs;
impl crate::RegisterSpec for APORTREQrs {
    type Ux = u32;
}
///`read()` method returns [`aportreq::R`](R) reader structure
impl crate::Readable for APORTREQrs {}
///`reset()` method sets APORTREQ to value 0
impl crate::Resettable for APORTREQrs {}