efm32pg1b-pac 0.4.3

Peripheral access API for Silicon Labs EFM32PG1B microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119

///Register `CTRL` reader
pub type R = crate::R<CTRLrs>;
///Register `CTRL` writer
pub type W = crate::W<CTRLrs>;
///Field `EN` reader - CRC Functionality Enable
pub type EnR = crate::BitReader;
///Field `EN` writer - CRC Functionality Enable
pub type EnW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `POLYSEL` reader - Polynomial Select
pub type PolyselR = crate::BitReader;
///Field `POLYSEL` writer - Polynomial Select
pub type PolyselW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BYTEMODE` reader - Byte Mode Enable
pub type BytemodeR = crate::BitReader;
///Field `BYTEMODE` writer - Byte Mode Enable
pub type BytemodeW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BITREVERSE` reader - Byte-level Bit Reverse Enable
pub type BitreverseR = crate::BitReader;
///Field `BITREVERSE` writer - Byte-level Bit Reverse Enable
pub type BitreverseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BYTEREVERSE` reader - Byte Reverse Mode
pub type BytereverseR = crate::BitReader;
///Field `BYTEREVERSE` writer - Byte Reverse Mode
pub type BytereverseW<'a, REG> = crate::BitWriter<'a, REG>;
///Field `AUTOINIT` reader - Auto Init Enable
pub type AutoinitR = crate::BitReader;
///Field `AUTOINIT` writer - Auto Init Enable
pub type AutoinitW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - CRC Functionality Enable
    #[inline(always)]
    pub fn en(&self) -> EnR {
        EnR::new((self.bits & 1) != 0)
    }
    ///Bit 4 - Polynomial Select
    #[inline(always)]
    pub fn polysel(&self) -> PolyselR {
        PolyselR::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 8 - Byte Mode Enable
    #[inline(always)]
    pub fn bytemode(&self) -> BytemodeR {
        BytemodeR::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Byte-level Bit Reverse Enable
    #[inline(always)]
    pub fn bitreverse(&self) -> BitreverseR {
        BitreverseR::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Byte Reverse Mode
    #[inline(always)]
    pub fn bytereverse(&self) -> BytereverseR {
        BytereverseR::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 13 - Auto Init Enable
    #[inline(always)]
    pub fn autoinit(&self) -> AutoinitR {
        AutoinitR::new(((self.bits >> 13) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CTRL")
            .field("en", &self.en())
            .field("polysel", &self.polysel())
            .field("bytemode", &self.bytemode())
            .field("bitreverse", &self.bitreverse())
            .field("bytereverse", &self.bytereverse())
            .field("autoinit", &self.autoinit())
            .finish()
    }
}
impl W {
    ///Bit 0 - CRC Functionality Enable
    #[inline(always)]
    pub fn en(&mut self) -> EnW<'_, CTRLrs> {
        EnW::new(self, 0)
    }
    ///Bit 4 - Polynomial Select
    #[inline(always)]
    pub fn polysel(&mut self) -> PolyselW<'_, CTRLrs> {
        PolyselW::new(self, 4)
    }
    ///Bit 8 - Byte Mode Enable
    #[inline(always)]
    pub fn bytemode(&mut self) -> BytemodeW<'_, CTRLrs> {
        BytemodeW::new(self, 8)
    }
    ///Bit 9 - Byte-level Bit Reverse Enable
    #[inline(always)]
    pub fn bitreverse(&mut self) -> BitreverseW<'_, CTRLrs> {
        BitreverseW::new(self, 9)
    }
    ///Bit 10 - Byte Reverse Mode
    #[inline(always)]
    pub fn bytereverse(&mut self) -> BytereverseW<'_, CTRLrs> {
        BytereverseW::new(self, 10)
    }
    ///Bit 13 - Auto Init Enable
    #[inline(always)]
    pub fn autoinit(&mut self) -> AutoinitW<'_, CTRLrs> {
        AutoinitW::new(self, 13)
    }
}
///Control Register
///
///You can [`read`](crate::Reg::read) this register and get [`ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).
pub struct CTRLrs;
impl crate::RegisterSpec for CTRLrs {
    type Ux = u32;
}
///`read()` method returns [`ctrl::R`](R) reader structure
impl crate::Readable for CTRLrs {}
///`write(|w| ..)` method takes [`ctrl::W`](W) writer structure
impl crate::Writable for CTRLrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets CTRL to value 0
impl crate::Resettable for CTRLrs {}