efm32gg11b420-pac 0.1.0

Peripheral access API for EFM32GG11B420 MCU (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

#[doc = "Register `DIEP0_DTXFSTS` reader"]
pub struct R(crate::R<DIEP0_DTXFSTS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DIEP0_DTXFSTS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DIEP0_DTXFSTS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DIEP0_DTXFSTS_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `SPCAVAIL` reader - IN Endpoint TxFIFO Space Avail"]
pub type SPCAVAIL_R = crate::FieldReader<u16, u16>;
impl R {
    #[doc = "Bits 0:15 - IN Endpoint TxFIFO Space Avail"]
    #[inline(always)]
    pub fn spcavail(&self) -> SPCAVAIL_R {
        SPCAVAIL_R::new((self.bits & 0xffff) as u16)
    }
}
#[doc = "Device IN Endpoint Transmit FIFO Status Register 1\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [diep0_dtxfsts](index.html) module"]
pub struct DIEP0_DTXFSTS_SPEC;
impl crate::RegisterSpec for DIEP0_DTXFSTS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [diep0_dtxfsts::R](R) reader structure"]
impl crate::Readable for DIEP0_DTXFSTS_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets DIEP0_DTXFSTS to value 0x0200"]
impl crate::Resettable for DIEP0_DTXFSTS_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0x0200
    }
}