eeric 0.0.33

An easily embeddable RV64I core with MFDV extensions
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

/// Vector unit size of microarchitecture
#[derive(Clone, Copy, Default, PartialEq)]
#[cfg_attr(debug_assertions, derive(Debug))]
pub enum VLEN {
    V64,
    #[default]
    V128,
    V256,
    V512,
}

impl VLEN {
    pub fn bit_length(&self) -> usize {
        match self {
            Self::V64 => 64,
            Self::V128 => 128,
            Self::V256 => 256,
            Self::V512 => 512,
        }
    }

    pub fn byte_length(&self) -> usize {
        self.bit_length() / 8
    }
}