e310x 0.12.0

With svd2rust generated peripherals for Freedom E310 MCU's.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81

#[doc = "Register `hfrosccfg` reader"]
pub type R = crate::R<HfrosccfgSpec>;
#[doc = "Register `hfrosccfg` writer"]
pub type W = crate::W<HfrosccfgSpec>;
#[doc = "Field `div` reader - "]
pub type DivR = crate::FieldReader;
#[doc = "Field `div` writer - "]
pub type DivW<'a, REG> = crate::FieldWriter<'a, REG, 6>;
#[doc = "Field `trim` reader - "]
pub type TrimR = crate::FieldReader;
#[doc = "Field `trim` writer - "]
pub type TrimW<'a, REG> = crate::FieldWriter<'a, REG, 5>;
#[doc = "Field `enable` reader - "]
pub type EnableR = crate::BitReader;
#[doc = "Field `enable` writer - "]
pub type EnableW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ready` reader - "]
pub type ReadyR = crate::BitReader;
#[doc = "Field `ready` writer - "]
pub type ReadyW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:5"]
    #[inline(always)]
    pub fn div(&self) -> DivR {
        DivR::new((self.bits & 0x3f) as u8)
    }
    #[doc = "Bits 16:20"]
    #[inline(always)]
    pub fn trim(&self) -> TrimR {
        TrimR::new(((self.bits >> 16) & 0x1f) as u8)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn enable(&self) -> EnableR {
        EnableR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn ready(&self) -> ReadyR {
        ReadyR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bits 0:5"]
    #[inline(always)]
    pub fn div(&mut self) -> DivW<HfrosccfgSpec> {
        DivW::new(self, 0)
    }
    #[doc = "Bits 16:20"]
    #[inline(always)]
    pub fn trim(&mut self) -> TrimW<HfrosccfgSpec> {
        TrimW::new(self, 16)
    }
    #[doc = "Bit 30"]
    #[inline(always)]
    pub fn enable(&mut self) -> EnableW<HfrosccfgSpec> {
        EnableW::new(self, 30)
    }
    #[doc = "Bit 31"]
    #[inline(always)]
    pub fn ready(&mut self) -> ReadyW<HfrosccfgSpec> {
        ReadyW::new(self, 31)
    }
}
#[doc = "Clock Configuration Register\n\nYou can [`read`](crate::Reg::read) this register and get [`hfrosccfg::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`hfrosccfg::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HfrosccfgSpec;
impl crate::RegisterSpec for HfrosccfgSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hfrosccfg::R`](R) reader structure"]
impl crate::Readable for HfrosccfgSpec {}
#[doc = "`write(|w| ..)` method takes [`hfrosccfg::W`](W) writer structure"]
impl crate::Writable for HfrosccfgSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets hfrosccfg to value 0"]
impl crate::Resettable for HfrosccfgSpec {
    const RESET_VALUE: u32 = 0;
}