e310x 0.12.0

With svd2rust generated peripherals for Freedom E310 MCU's.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90

#[doc = "Register `cr` writer"]
pub type W = crate::W<CrSpec>;
#[doc = "Field `iack` writer - Interrupt acknowledge. When set, clears a pending interrupt"]
pub type IackW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "When a receiver, sent ACK (0) or NACK (1)\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Ack {
    #[doc = "0: `0`"]
    Ack = 0,
    #[doc = "1: `1`"]
    Nack = 1,
}
impl From<Ack> for bool {
    #[inline(always)]
    fn from(variant: Ack) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `ack` writer - When a receiver, sent ACK (0) or NACK (1)"]
pub type AckW<'a, REG> = crate::BitWriter<'a, REG, Ack>;
impl<'a, REG> AckW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "`0`"]
    #[inline(always)]
    pub fn ack(self) -> &'a mut crate::W<REG> {
        self.variant(Ack::Ack)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn nack(self) -> &'a mut crate::W<REG> {
        self.variant(Ack::Nack)
    }
}
#[doc = "Field `wr` writer - Write to slave"]
pub type WrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `rd` writer - Read from slave"]
pub type RdW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `sto` writer - Generate stop condition"]
pub type StoW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `sta` writer - Generate (repeated) start condition"]
pub type StaW<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Interrupt acknowledge. When set, clears a pending interrupt"]
    #[inline(always)]
    pub fn iack(&mut self) -> IackW<CrSpec> {
        IackW::new(self, 0)
    }
    #[doc = "Bit 3 - When a receiver, sent ACK (0) or NACK (1)"]
    #[inline(always)]
    pub fn ack(&mut self) -> AckW<CrSpec> {
        AckW::new(self, 3)
    }
    #[doc = "Bit 4 - Write to slave"]
    #[inline(always)]
    pub fn wr(&mut self) -> WrW<CrSpec> {
        WrW::new(self, 4)
    }
    #[doc = "Bit 5 - Read from slave"]
    #[inline(always)]
    pub fn rd(&mut self) -> RdW<CrSpec> {
        RdW::new(self, 5)
    }
    #[doc = "Bit 6 - Generate stop condition"]
    #[inline(always)]
    pub fn sto(&mut self) -> StoW<CrSpec> {
        StoW::new(self, 6)
    }
    #[doc = "Bit 7 - Generate (repeated) start condition"]
    #[inline(always)]
    pub fn sta(&mut self) -> StaW<CrSpec> {
        StaW::new(self, 7)
    }
}
#[doc = "Command register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CrSpec;
impl crate::RegisterSpec for CrSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`cr::W`](W) writer structure"]
impl crate::Writable for CrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets cr to value 0"]
impl crate::Resettable for CrSpec {
    const RESET_VALUE: u32 = 0;
}