1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
use core::{num::NonZeroUsize, ptr::NonNull};
use mbarrier::mb;
use crate::{DmaAllocHandle, DmaConstraints, DmaDirection, DmaError, DmaMapHandle};
cfg_if::cfg_if! {
if #[cfg(target_arch = "aarch64")] {
#[path = "aarch64.rs"]
pub mod arch;
} else{
#[path = "nop.rs"]
pub mod arch;
}
}
pub trait DmaOp: Sync + Send + 'static {
fn page_size(&self) -> usize;
/// Allocates a device-visible contiguous DMA address range.
///
/// The returned CPU mapping is normal memory. Non-coherent platforms must
/// use `sync_alloc_for_device` and `sync_alloc_for_cpu` to transfer
/// ownership between CPU and device.
///
/// # Safety
///
/// Implementations must return a live allocation described by `layout`,
/// with a DMA address range satisfying `constraints`, and that allocation
/// must remain valid until `dealloc_contiguous`.
unsafe fn alloc_contiguous(
&self,
constraints: DmaConstraints,
layout: core::alloc::Layout,
) -> Option<DmaAllocHandle>;
/// # Safety
///
/// Must be paired with `alloc_contiguous`.
unsafe fn dealloc_contiguous(&self, handle: DmaAllocHandle);
/// Allocates coherent DMA memory.
///
/// Coherent memory is CPU/device visible without explicit cache
/// maintenance. Ordering barriers are still the driver's responsibility.
///
/// # Safety
///
/// Implementations must return a live allocation described by `layout`,
/// with a DMA address range satisfying `constraints`, and with the backend's
/// coherent mapping policy applied until `dealloc_coherent`.
unsafe fn alloc_coherent(
&self,
constraints: DmaConstraints,
layout: core::alloc::Layout,
) -> Option<DmaAllocHandle>;
/// # Safety
///
/// Must be paired with `alloc_coherent`.
unsafe fn dealloc_coherent(&self, handle: DmaAllocHandle);
/// Maps an existing caller-owned buffer for streaming DMA.
///
/// # Safety
///
/// `addr..addr + size` must remain live until `unmap_streaming`, and CPU
/// access while the device owns the mapping must follow the sync contract.
unsafe fn map_streaming(
&self,
constraints: DmaConstraints,
addr: NonNull<u8>,
size: NonZeroUsize,
direction: DmaDirection,
) -> Result<DmaMapHandle, DmaError>;
/// # Safety
///
/// Must be paired with `map_streaming`.
unsafe fn unmap_streaming(&self, handle: DmaMapHandle);
fn flush(&self, addr: NonNull<u8>, size: usize) {
mb();
arch::flush(addr, size)
}
fn invalidate(&self, addr: NonNull<u8>, size: usize) {
arch::invalidate(addr, size);
mb();
}
fn flush_invalidate(&self, addr: NonNull<u8>, size: usize) {
mb();
arch::flush_invalidate(addr, size);
mb();
}
fn sync_alloc_for_device(
&self,
handle: &DmaAllocHandle,
offset: usize,
size: usize,
direction: DmaDirection,
) {
if matches!(
direction,
DmaDirection::ToDevice | DmaDirection::Bidirectional
) {
self.flush(unsafe { handle.as_ptr().add(offset) }, size);
} else if matches!(direction, DmaDirection::FromDevice) {
self.invalidate(unsafe { handle.as_ptr().add(offset) }, size);
}
}
fn sync_alloc_for_cpu(
&self,
handle: &DmaAllocHandle,
offset: usize,
size: usize,
direction: DmaDirection,
) {
if matches!(
direction,
DmaDirection::FromDevice | DmaDirection::Bidirectional
) {
self.invalidate(unsafe { handle.as_ptr().add(offset) }, size);
}
}
fn sync_map_for_device(
&self,
handle: &DmaMapHandle,
offset: usize,
size: usize,
direction: DmaDirection,
) {
let source = unsafe { handle.as_ptr().add(offset) };
if let Some(map_virt) = handle.bounce_ptr()
&& map_virt != handle.as_ptr()
{
let target = unsafe { map_virt.add(offset) };
if matches!(
direction,
DmaDirection::ToDevice | DmaDirection::Bidirectional
) {
unsafe {
target
.as_ptr()
.copy_from_nonoverlapping(source.as_ptr(), size);
}
self.flush(target, size);
} else if matches!(direction, DmaDirection::FromDevice) {
self.invalidate(target, size);
}
return;
}
match direction {
DmaDirection::ToDevice => self.flush(source, size),
DmaDirection::FromDevice => self.invalidate(source, size),
DmaDirection::Bidirectional => self.flush_invalidate(source, size),
}
}
fn sync_map_for_cpu(
&self,
handle: &DmaMapHandle,
offset: usize,
size: usize,
direction: DmaDirection,
) {
if !matches!(
direction,
DmaDirection::FromDevice | DmaDirection::Bidirectional
) {
return;
}
let target = unsafe { handle.as_ptr().add(offset) };
if let Some(map_virt) = handle.bounce_ptr()
&& map_virt != handle.as_ptr()
{
let source = unsafe { map_virt.add(offset) };
self.invalidate(source, size);
unsafe {
target
.as_ptr()
.copy_from_nonoverlapping(source.as_ptr(), size);
}
return;
}
self.invalidate(target, size);
}
}