da14531 0.2.1

Peripheral access crate for the DA14531 microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86

#[doc = "Register `BLE_DEEPSLSTAT_REG` reader"]
pub struct R(crate::R<BLE_DEEPSLSTAT_REG_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<BLE_DEEPSLSTAT_REG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<BLE_DEEPSLSTAT_REG_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<BLE_DEEPSLSTAT_REG_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `BLE_DEEPSLSTAT_REG` writer"]
pub struct W(crate::W<BLE_DEEPSLSTAT_REG_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<BLE_DEEPSLSTAT_REG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<BLE_DEEPSLSTAT_REG_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<BLE_DEEPSLSTAT_REG_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DEEPSLDUR` reader - Actual duration of the last deep sleep phase measured in low_power_clk clock cycle. DEEPSLDUR is set to zero at the beginning of the deep sleep phase, and is incremented at each low_power_clk clock cycle until the end of the deep sleep phase."]
pub struct DEEPSLDUR_R(crate::FieldReader<u32, u32>);
impl DEEPSLDUR_R {
    #[inline(always)]
    pub(crate) fn new(bits: u32) -> Self {
        DEEPSLDUR_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for DEEPSLDUR_R {
    type Target = crate::FieldReader<u32, u32>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl R {
    #[doc = "Bits 0:31 - Actual duration of the last deep sleep phase measured in low_power_clk clock cycle. DEEPSLDUR is set to zero at the beginning of the deep sleep phase, and is incremented at each low_power_clk clock cycle until the end of the deep sleep phase."]
    #[inline(always)]
    pub fn deepsldur(&self) -> DEEPSLDUR_R {
        DEEPSLDUR_R::new(self.bits)
    }
}
impl W {
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Duration of the last deep sleep phase register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ble_deepslstat_reg](index.html) module"]
pub struct BLE_DEEPSLSTAT_REG_SPEC;
impl crate::RegisterSpec for BLE_DEEPSLSTAT_REG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ble_deepslstat_reg::R](R) reader structure"]
impl crate::Readable for BLE_DEEPSLSTAT_REG_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ble_deepslstat_reg::W](W) writer structure"]
impl crate::Writable for BLE_DEEPSLSTAT_REG_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets BLE_DEEPSLSTAT_REG to value 0"]
impl crate::Resettable for BLE_DEEPSLSTAT_REG_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}