da14531-pac 0.2.0

Peripheral Access Crate (PAC) for DA14531.
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
/*
DISCLAIMER
This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
applicable laws, including copyright laws.
THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
of this software. By using this software, you agree to the additional terms and conditions found by accessing the
following link:
http://www.renesas.com/disclaimer

*/
// Generated from SVD 1.2, with svd2pac 0.6.0 on Thu, 24 Jul 2025 04:44:12 +0000

#![allow(clippy::identity_op)]
#![allow(clippy::module_inception)]
#![allow(clippy::derivable_impls)]
#[allow(unused_imports)]
use crate::common::sealed;
#[allow(unused_imports)]
use crate::common::*;
#[doc = r"CRG_AON registers"]
unsafe impl ::core::marker::Send for super::CrgAon {}
unsafe impl ::core::marker::Sync for super::CrgAon {}
impl super::CrgAon {
    #[allow(unused)]
    #[inline(always)]
    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
        self.ptr
    }

    #[inline(always)]
    pub const fn gp_data_reg(
        &self,
    ) -> &'static crate::common::Reg<self::GpDataReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::GpDataReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(36usize),
            )
        }
    }

    #[doc = "Hibernation control register"]
    #[inline(always)]
    pub const fn hibern_ctrl_reg(
        &self,
    ) -> &'static crate::common::Reg<self::HibernCtrlReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::HibernCtrlReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(16usize),
            )
        }
    }

    #[doc = "Hardware Reset control register"]
    #[inline(always)]
    pub const fn hwr_ctrl_reg(
        &self,
    ) -> &'static crate::common::Reg<self::HwrCtrlReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::HwrCtrlReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(0usize),
            )
        }
    }

    #[doc = "Control the state retention of the GPIO ports"]
    #[inline(always)]
    pub const fn pad_latch_reg(
        &self,
    ) -> &'static crate::common::Reg<self::PadLatchReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::PadLatchReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(12usize),
            )
        }
    }

    #[inline(always)]
    pub const fn power_aon_ctrl_reg(
        &self,
    ) -> &'static crate::common::Reg<self::PowerAonCtrlReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::PowerAonCtrlReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(32usize),
            )
        }
    }

    #[inline(always)]
    pub const fn ram_lpmx_reg(
        &self,
    ) -> &'static crate::common::Reg<self::RamLpmxReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::RamLpmxReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(8usize),
            )
        }
    }

    #[doc = "Reset status register"]
    #[inline(always)]
    pub const fn reset_stat_reg(
        &self,
    ) -> &'static crate::common::Reg<self::ResetStatReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::ResetStatReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(4usize),
            )
        }
    }

    #[inline(always)]
    pub const fn test_vdd_reg(
        &self,
    ) -> &'static crate::common::Reg<self::TestVddReg_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::TestVddReg_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(240usize),
            )
        }
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct GpDataReg_SPEC;
impl crate::sealed::RegSpec for GpDataReg_SPEC {
    type DataType = u16;
}

pub type GpDataReg = crate::RegValueT<GpDataReg_SPEC>;

impl GpDataReg {
    #[inline(always)]
    pub fn ana_spare(
        self,
    ) -> crate::common::RegisterField<5, 0x7, 1, 0, u8, u8, GpDataReg_SPEC, crate::common::RW> {
        crate::common::RegisterField::<5,0x7,1,0,u8,u8,GpDataReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[inline(always)]
    pub fn disable_clamp_overrule(
        self,
    ) -> crate::common::RegisterFieldBool<4, 1, 0, GpDataReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<4,1,0,GpDataReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[inline(always)]
    pub fn sw_gp_data(
        self,
    ) -> crate::common::RegisterField<0, 0xf, 1, 0, u8, u8, GpDataReg_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0xf,1,0,u8,u8,GpDataReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for GpDataReg {
    #[inline(always)]
    fn default() -> GpDataReg {
        <crate::RegValueT<GpDataReg_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct HibernCtrlReg_SPEC;
impl crate::sealed::RegSpec for HibernCtrlReg_SPEC {
    type DataType = u16;
}

#[doc = "Hibernation control register"]
pub type HibernCtrlReg = crate::RegValueT<HibernCtrlReg_SPEC>;

impl HibernCtrlReg {
    #[doc = "Selects which pin to wakeup from"]
    #[inline(always)]
    pub fn hibern_wkup_mask(
        self,
    ) -> crate::common::RegisterField<2, 0x1f, 1, 0, u8, u8, HibernCtrlReg_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x1f,1,0,u8,u8,HibernCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Selects the polarity of the wakeup source. The polarity must be chosen such that the ANA_STATUS_REG\\[CLKLESS_WAKEUP_STAT\\] is \'1\'. Any change on the selected GPIOs will make the CLKLESS_WAKEUP_STAT go to \'0\', and wakeup the system from hibernation."]
    #[inline(always)]
    pub fn hibern_wkup_polarity(
        self,
    ) -> crate::common::RegisterFieldBool<1, 1, 0, HibernCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<1,1,0,HibernCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Enables the hibernation mode when sleeping\n0: deep sleep mode, PD_SLP remains on\n1: hibernation mode, PD_SLP goes off. REMAP_ADR0 needs to be set to the correct source to boot from before going to sleep."]
    #[inline(always)]
    pub fn hibernation_enable(
        self,
    ) -> crate::common::RegisterFieldBool<0, 1, 0, HibernCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<0,1,0,HibernCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for HibernCtrlReg {
    #[inline(always)]
    fn default() -> HibernCtrlReg {
        <crate::RegValueT<HibernCtrlReg_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct HwrCtrlReg_SPEC;
impl crate::sealed::RegSpec for HwrCtrlReg_SPEC {
    type DataType = u16;
}

#[doc = "Hardware Reset control register"]
pub type HwrCtrlReg = crate::RegValueT<HwrCtrlReg_SPEC>;

impl HwrCtrlReg {
    #[doc = "Disables the RST functionality on P00"]
    #[inline(always)]
    pub fn disable_hwr(
        self,
    ) -> crate::common::RegisterFieldBool<0, 1, 0, HwrCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<0,1,0,HwrCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for HwrCtrlReg {
    #[inline(always)]
    fn default() -> HwrCtrlReg {
        <crate::RegValueT<HwrCtrlReg_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct PadLatchReg_SPEC;
impl crate::sealed::RegSpec for PadLatchReg_SPEC {
    type DataType = u16;
}

#[doc = "Control the state retention of the GPIO ports"]
pub type PadLatchReg = crate::RegValueT<PadLatchReg_SPEC>;

impl PadLatchReg {
    #[doc = "Controls the state retention of the pads.\n0: latches are closed, pads retain their state.\n1: latches are open, new control values have immediate effect"]
    #[inline(always)]
    pub fn pad_latch_en(
        self,
    ) -> crate::common::RegisterFieldBool<0, 1, 0, PadLatchReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<0,1,0,PadLatchReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for PadLatchReg {
    #[inline(always)]
    fn default() -> PadLatchReg {
        <crate::RegValueT<PadLatchReg_SPEC> as RegisterValue<_>>::new(1)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct PowerAonCtrlReg_SPEC;
impl crate::sealed::RegSpec for PowerAonCtrlReg_SPEC {
    type DataType = u16;
}

pub type PowerAonCtrlReg = crate::RegValueT<PowerAonCtrlReg_SPEC>;

impl PowerAonCtrlReg {
    #[inline(always)]
    pub fn force_running_comp_dis(
        self,
    ) -> crate::common::RegisterFieldBool<14, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<14,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "VDD clamp level setting for hibernation mode"]
    #[inline(always)]
    pub fn ldo_ret_trim(
        self,
    ) -> crate::common::RegisterField<10, 0xf, 1, 0, u8, u8, PowerAonCtrlReg_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<10,0xf,1,0,u8,u8,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Disable vcont comparator in SLP"]
    #[inline(always)]
    pub fn cmp_vcont_slp_disable(
        self,
    ) -> crate::common::RegisterFieldBool<9, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<9,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "0x:automatic selection of boost mode\n11: force boost mode\n10: force buck mode"]
    #[inline(always)]
    pub fn boost_mode_force(
        self,
    ) -> crate::common::RegisterField<7, 0x3, 1, 0, u8, u8, PowerAonCtrlReg_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x3,1,0,u8,u8,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Do not charge vbat high in boost mode"]
    #[inline(always)]
    pub fn charge_vbat_disable(
        self,
    ) -> crate::common::RegisterFieldBool<6, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<6,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[inline(always)]
    pub fn rc32k_low_speed_force(
        self,
    ) -> crate::common::RegisterFieldBool<5, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<5,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[inline(always)]
    pub fn rc32k_high_speed_force(
        self,
    ) -> crate::common::RegisterFieldBool<4, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<4,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Mask rst from por_vbat_high"]
    #[inline(always)]
    pub fn por_vbat_high_rst_mask(
        self,
    ) -> crate::common::RegisterFieldBool<3, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<3,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Mask rst from por_vbat_low"]
    #[inline(always)]
    pub fn por_vbat_low_rst_mask(
        self,
    ) -> crate::common::RegisterFieldBool<2, 1, 0, PowerAonCtrlReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<2,1,0,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "00: OFF\n01: Forced ON\n10: Active: automatic control, Sleep: forced ON\n11: Automatic control"]
    #[inline(always)]
    pub fn vbat_hl_connect_res_ctrl(
        self,
    ) -> crate::common::RegisterField<0, 0x3, 1, 0, u8, u8, PowerAonCtrlReg_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x3,1,0,u8,u8,PowerAonCtrlReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for PowerAonCtrlReg {
    #[inline(always)]
    fn default() -> PowerAonCtrlReg {
        <crate::RegValueT<PowerAonCtrlReg_SPEC> as RegisterValue<_>>::new(8)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct RamLpmxReg_SPEC;
impl crate::sealed::RegSpec for RamLpmxReg_SPEC {
    type DataType = u16;
}

pub type RamLpmxReg = crate::RegValueT<RamLpmxReg_SPEC>;

impl RamLpmxReg {
    #[doc = "RAM\\[3:1\\] Transparent Light Sleep (TLS) Core Enable for System RAMs. Assert low to enable the TLS core feature, which will result in lower leakage current.\nIn case VDD is below 0.81V, it is necessary to hold this pin high to maintain data retention."]
    #[inline(always)]
    pub fn ramx_lpmx(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, u8, u8, RamLpmxReg_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x7,1,0,u8,u8,RamLpmxReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for RamLpmxReg {
    #[inline(always)]
    fn default() -> RamLpmxReg {
        <crate::RegValueT<RamLpmxReg_SPEC> as RegisterValue<_>>::new(7)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct ResetStatReg_SPEC;
impl crate::sealed::RegSpec for ResetStatReg_SPEC {
    type DataType = u16;
}

#[doc = "Reset status register"]
pub type ResetStatReg = crate::RegValueT<ResetStatReg_SPEC>;

impl ResetStatReg {
    #[doc = "Indicates that a Watchdog has happened.\nThis bit is also set with a PowerOn Reset"]
    #[inline(always)]
    pub fn wdogreset_stat(
        self,
    ) -> crate::common::RegisterFieldBool<3, 1, 0, ResetStatReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<3,1,0,ResetStatReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Indicates that a SW Reset has been requested.\nThe SW reset is requested by SYS_CTRL_REG\\[SW_RESET\\] or SCB->AIRCR inside the ARM.\nThis bit is also set with a PowerOn Reset"]
    #[inline(always)]
    pub fn swreset_stat(
        self,
    ) -> crate::common::RegisterFieldBool<2, 1, 0, ResetStatReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<2,1,0,ResetStatReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Indicates that a HW Reset has happened\nThis bit is also set with a PowerOn Reset"]
    #[inline(always)]
    pub fn hwreset_stat(
        self,
    ) -> crate::common::RegisterFieldBool<1, 1, 0, ResetStatReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<1,1,0,ResetStatReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[doc = "Indicates that a PowerOn Reset has happened"]
    #[inline(always)]
    pub fn poreset_stat(
        self,
    ) -> crate::common::RegisterFieldBool<0, 1, 0, ResetStatReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<0,1,0,ResetStatReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for ResetStatReg {
    #[inline(always)]
    fn default() -> ResetStatReg {
        <crate::RegValueT<ResetStatReg_SPEC> as RegisterValue<_>>::new(15)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct TestVddReg_SPEC;
impl crate::sealed::RegSpec for TestVddReg_SPEC {
    type DataType = u16;
}

pub type TestVddReg = crate::RegValueT<TestVddReg_SPEC>;

impl TestVddReg {
    #[inline(always)]
    pub fn ldos_disable(
        self,
    ) -> crate::common::RegisterFieldBool<1, 1, 0, TestVddReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<1,1,0,TestVddReg_SPEC,crate::common::RW>::from_register(self,0)
    }

    #[inline(always)]
    pub fn test_vdd(
        self,
    ) -> crate::common::RegisterFieldBool<0, 1, 0, TestVddReg_SPEC, crate::common::RW> {
        crate::common::RegisterFieldBool::<0,1,0,TestVddReg_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for TestVddReg {
    #[inline(always)]
    fn default() -> TestVddReg {
        <crate::RegValueT<TestVddReg_SPEC> as RegisterValue<_>>::new(0)
    }
}