d1-pac 0.0.32

Peripheral access API for Allwinner D1 SoC generated from unofficial SVD file
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162

#[doc = "Register `riscv_axi_pmu_ctrl` reader"]
pub type R = crate::R<RISCV_AXI_PMU_CTRL_SPEC>;
#[doc = "Register `riscv_axi_pmu_ctrl` writer"]
pub type W = crate::W<RISCV_AXI_PMU_CTRL_SPEC>;
#[doc = "Field `pmu_en` reader - PMU Enable"]
pub type PMU_EN_R = crate::BitReader<PMU_EN_A>;
#[doc = "PMU Enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PMU_EN_A {
    #[doc = "0: `0`"]
    DISABLED = 0,
    #[doc = "1: `1`"]
    ENABLED = 1,
}
impl From<PMU_EN_A> for bool {
    #[inline(always)]
    fn from(variant: PMU_EN_A) -> Self {
        variant as u8 != 0
    }
}
impl PMU_EN_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> PMU_EN_A {
        match self.bits {
            false => PMU_EN_A::DISABLED,
            true => PMU_EN_A::ENABLED,
        }
    }
    #[doc = "`0`"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == PMU_EN_A::DISABLED
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == PMU_EN_A::ENABLED
    }
}
#[doc = "Field `pmu_en` writer - PMU Enable"]
pub type PMU_EN_W<'a, REG> = crate::BitWriter<'a, REG, PMU_EN_A>;
impl<'a, REG> PMU_EN_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "`0`"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(PMU_EN_A::DISABLED)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(PMU_EN_A::ENABLED)
    }
}
#[doc = "Field `pmu_clr` reader - PMU Clear"]
pub type PMU_CLR_R = crate::BitReader<PMU_CLR_A>;
#[doc = "PMU Clear\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum PMU_CLR_A {
    #[doc = "0: `0`"]
    NO_OPERATION = 0,
    #[doc = "1: `1`"]
    CLEARED = 1,
}
impl From<PMU_CLR_A> for bool {
    #[inline(always)]
    fn from(variant: PMU_CLR_A) -> Self {
        variant as u8 != 0
    }
}
impl PMU_CLR_R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> PMU_CLR_A {
        match self.bits {
            false => PMU_CLR_A::NO_OPERATION,
            true => PMU_CLR_A::CLEARED,
        }
    }
    #[doc = "`0`"]
    #[inline(always)]
    pub fn is_no_operation(&self) -> bool {
        *self == PMU_CLR_A::NO_OPERATION
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn is_cleared(&self) -> bool {
        *self == PMU_CLR_A::CLEARED
    }
}
#[doc = "Field `pmu_clr` writer - PMU Clear"]
pub type PMU_CLR_W<'a, REG> = crate::BitWriter<'a, REG, PMU_CLR_A>;
impl<'a, REG> PMU_CLR_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "`0`"]
    #[inline(always)]
    pub fn no_operation(self) -> &'a mut crate::W<REG> {
        self.variant(PMU_CLR_A::NO_OPERATION)
    }
    #[doc = "`1`"]
    #[inline(always)]
    pub fn cleared(self) -> &'a mut crate::W<REG> {
        self.variant(PMU_CLR_A::CLEARED)
    }
}
impl R {
    #[doc = "Bit 0 - PMU Enable"]
    #[inline(always)]
    pub fn pmu_en(&self) -> PMU_EN_R {
        PMU_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - PMU Clear"]
    #[inline(always)]
    pub fn pmu_clr(&self) -> PMU_CLR_R {
        PMU_CLR_R::new(((self.bits >> 1) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - PMU Enable"]
    #[inline(always)]
    #[must_use]
    pub fn pmu_en(&mut self) -> PMU_EN_W<RISCV_AXI_PMU_CTRL_SPEC> {
        PMU_EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - PMU Clear"]
    #[inline(always)]
    #[must_use]
    pub fn pmu_clr(&mut self) -> PMU_CLR_W<RISCV_AXI_PMU_CTRL_SPEC> {
        PMU_CLR_W::new(self, 1)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "RISCV AXI PMU Control Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`riscv_axi_pmu_ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`riscv_axi_pmu_ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RISCV_AXI_PMU_CTRL_SPEC;
impl crate::RegisterSpec for RISCV_AXI_PMU_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`riscv_axi_pmu_ctrl::R`](R) reader structure"]
impl crate::Readable for RISCV_AXI_PMU_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`riscv_axi_pmu_ctrl::W`](W) writer structure"]
impl crate::Writable for RISCV_AXI_PMU_CTRL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets riscv_axi_pmu_ctrl to value 0"]
impl crate::Resettable for RISCV_AXI_PMU_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}