cyt4dn_b 0.0.1

Peripheral access crate for cyt4dn_b T2G family
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - IP control register."]
    pub ctl: CTL,
    _reserved1: [u8; 0x0ffc],
    #[doc = "0x1000..0x10c0 - Data fetch, store and interrupt control registers."]
    pub hf: HF,
    _reserved2: [u8; 0x0740],
    #[doc = "0x1800..0x1ce8 - JPEG decoder core registers."]
    pub dec: DEC,
}
#[doc = "CTL (rw) register accessor: an alias for `Reg<CTL_SPEC>`"]
pub type CTL = crate::Reg<ctl::CTL_SPEC>;
#[doc = "IP control register."]
pub mod ctl;
#[doc = "Data fetch, store and interrupt control registers."]
pub use self::hf::HF;
#[doc = r"Cluster"]
#[doc = "Data fetch, store and interrupt control registers."]
pub mod hf;
#[doc = "JPEG decoder core registers."]
pub use self::dec::DEC;
#[doc = r"Cluster"]
#[doc = "JPEG decoder core registers."]
pub mod dec;