// Source: RISC-V `cycle` CSR.
// Guarantee: monotonically increasing cycle counter on the current hart. RISC-V
// does not universally guarantee cross-hart synchronization or stable frequency,
// so platforms using this backend must provide those properties or keep the
// runtime pinned to a suitable hart.