cranelift-codegen 0.24.0

Low-level code generator library
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

"""
RISC-V Target
-------------

`RISC-V <https://riscv.org/>`_ is an open instruction set architecture
originally developed at UC Berkeley. It is a RISC-style ISA with either a
32-bit (RV32I) or 64-bit (RV32I) base instruction set and a number of optional
extensions:

RV32M / RV64M
    Integer multiplication and division.

RV32A / RV64A
    Atomics.

RV32F / RV64F
    Single-precision IEEE floating point.

RV32D / RV64D
    Double-precision IEEE floating point.

RV32G / RV64G
    General purpose instruction sets. This represents the union of the I, M, A,
    F, and D instruction sets listed above.

"""
from __future__ import absolute_import
from . import defs
from . import encodings, settings, registers  # noqa
from cdsl.isa import TargetISA  # noqa

# Re-export the primary target ISA definition.
ISA = defs.ISA.finish()  # type: TargetISA