cpuidrs 0.1.0

A comprehensive Rust library for CPUID instruction decoding, providing a simple API to query CPU features across multiple architectures. Easily integrate hardware detection and instruction set support into your projects.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

use cpuidrs::{get_cpu_info, CpuInfo, InstructionSet};

#[test]
fn test_get_cpu_info_returns_valid_variant() {
    let info = get_cpu_info();
    match info {
        #[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
        CpuInfo::X86(_) => {}
        #[cfg(any(target_arch = "arm", target_arch = "aarch64"))]
        CpuInfo::Arm(_) => {}
        #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
        CpuInfo::RiscV(_) => {}
        #[allow(unreachable_patterns)]
        _ => panic!("get_cpu_info returned an unexpected variant for this architecture"),
    }
}

#[test]
fn test_has_feature_with_known_feature() {
    let info = get_cpu_info();

    // This test checks that has_feature does not panic and returns a boolean.
    // We use a feature that is likely present on most CPUs for each arch.
    #[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
    {
        let _ = info.has_feature(InstructionSet::SSE);
    }
    #[cfg(any(target_arch = "arm", target_arch = "aarch64"))]
    {
        let _ = info.has_feature(InstructionSet::NEON);
    }
    #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
    {
        let _ = info.has_feature(InstructionSet::RvI);
    }
}

#[test]
fn test_has_feature_with_unknown_feature() {
    let info = get_cpu_info();

    // Use a feature from a different architecture to ensure it returns false.
    #[cfg(any(target_arch = "x86", target_arch = "x86_64"))]
    {
        assert!(!info.has_feature(InstructionSet::NEON));
    }
    #[cfg(any(target_arch = "arm", target_arch = "aarch64"))]
    {
        assert!(!info.has_feature(InstructionSet::SSE));
    }
    #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))]
    {
        assert!(!info.has_feature(InstructionSet::SSE));
    }
}