1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
//! # Compile-time Configuration Constants
//!
//! Defines memory alignment, epoch limits, chunk boundaries, and atomic memory order defaults.
//! Values remain constant after compilation. Modifying requires rebuild.
//!
//! ## License & Attribution
//! SPDX-License-Identifier: MIT | Author: Dzulkifli Anwar | Version: 0.1.0 | Date: 2026-04-30
/// # Cache Line Alignment
///
/// Byte boundary for false-sharing prevention. Matches x86/ARM L1 cache line size.
///
/// ## Note
/// Evaluate with `std::hint::spin_loop` or hardware-specific intrinsics when available.
pub const CACHE_LINE_ALIGNMENT: usize = ;
/// # Max Active Epochs
///
/// Upper bound for concurrent epoch tracking. Limits epoch ring buffer size.
/// Prevents unbounded allocation.
///
/// ## Note
/// Value must exceed maximum concurrent thread count in deployment environment.
pub const MAX_ACTIVE_EPOCHS: usize = 256;
/// # Batch Chunk Size
///
/// Element count per parallel merge segment. Determines thread partition granularity.
///
/// ## Note
/// Optimal value depends on core count and memory bandwidth.
pub const BATCH_CHUNK_SIZE: usize = 4096;