cntrlr 0.1.0

Simple, async embedded framework
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180

// SPDX-License-Identifier: AGPL-3.0-or-later
// Copyright 2020 Branan Riley <me@branan.info>

//! Digital pin supporte specific to the Teensy 3.6

use crate::{
    digital::PinMode,
    hw::{
        board::teensy_common::digital::{ModeOp, PinOp, ReadOp, WriteOp},
        mcu::kinetis::mk66fx1m0::{Port, Sim},
    },
    sync::Once,
};

/// Invoke an operation on a pin.
///
/// This abstracts the mapping of Teensy pins to MCU pins, allowing
/// operations to be defined generically and then invoked for any
/// given pin.
#[inline]
pub fn pin_op<Op: PinOp>(pin: usize, arg: Op::Arg) -> Option<Op::Result> {
    match pin {
        0 => Op::do_op(port_b().and_then(|port| port.pin::<16>()), arg),
        1 => Op::do_op(port_b().and_then(|port| port.pin::<17>()), arg),
        2 => Op::do_op(port_d().and_then(|port| port.pin::<0>()), arg),
        3 => Op::do_op(port_a().and_then(|port| port.pin::<12>()), arg),
        4 => Op::do_op(port_a().and_then(|port| port.pin::<13>()), arg),
        5 => Op::do_op(port_d().and_then(|port| port.pin::<7>()), arg),
        6 => Op::do_op(port_d().and_then(|port| port.pin::<4>()), arg),
        7 => Op::do_op(port_d().and_then(|port| port.pin::<2>()), arg),
        8 => Op::do_op(port_d().and_then(|port| port.pin::<3>()), arg),
        9 => Op::do_op(port_c().and_then(|port| port.pin::<3>()), arg),
        10 => Op::do_op(port_c().and_then(|port| port.pin::<4>()), arg),
        11 => Op::do_op(port_c().and_then(|port| port.pin::<6>()), arg),
        12 => Op::do_op(port_c().and_then(|port| port.pin::<7>()), arg),
        13 => Op::do_op(port_c().and_then(|port| port.pin::<5>()), arg),
        14 => Op::do_op(port_d().and_then(|port| port.pin::<1>()), arg),
        15 => Op::do_op(port_c().and_then(|port| port.pin::<0>()), arg),
        16 => Op::do_op(port_b().and_then(|port| port.pin::<0>()), arg),
        17 => Op::do_op(port_b().and_then(|port| port.pin::<1>()), arg),
        18 => Op::do_op(port_b().and_then(|port| port.pin::<3>()), arg),
        19 => Op::do_op(port_b().and_then(|port| port.pin::<2>()), arg),
        20 => Op::do_op(port_d().and_then(|port| port.pin::<5>()), arg),
        21 => Op::do_op(port_d().and_then(|port| port.pin::<6>()), arg),
        22 => Op::do_op(port_c().and_then(|port| port.pin::<1>()), arg),
        23 => Op::do_op(port_c().and_then(|port| port.pin::<2>()), arg),
        24 => Op::do_op(port_e().and_then(|port| port.pin::<26>()), arg),
        25 => Op::do_op(port_a().and_then(|port| port.pin::<5>()), arg),
        26 => Op::do_op(port_a().and_then(|port| port.pin::<14>()), arg),
        27 => Op::do_op(port_a().and_then(|port| port.pin::<15>()), arg),
        28 => Op::do_op(port_a().and_then(|port| port.pin::<16>()), arg),
        29 => Op::do_op(port_b().and_then(|port| port.pin::<18>()), arg),
        30 => Op::do_op(port_b().and_then(|port| port.pin::<19>()), arg),
        31 => Op::do_op(port_b().and_then(|port| port.pin::<10>()), arg),
        32 => Op::do_op(port_b().and_then(|port| port.pin::<11>()), arg),
        33 => Op::do_op(port_e().and_then(|port| port.pin::<24>()), arg),
        34 => Op::do_op(port_e().and_then(|port| port.pin::<25>()), arg),
        35 => Op::do_op(port_c().and_then(|port| port.pin::<8>()), arg),
        36 => Op::do_op(port_c().and_then(|port| port.pin::<9>()), arg),
        37 => Op::do_op(port_c().and_then(|port| port.pin::<10>()), arg),
        38 => Op::do_op(port_c().and_then(|port| port.pin::<11>()), arg),
        39 => Op::do_op(port_a().and_then(|port| port.pin::<17>()), arg),
        40 => Op::do_op(port_a().and_then(|port| port.pin::<28>()), arg),
        41 => Op::do_op(port_a().and_then(|port| port.pin::<29>()), arg),
        42 => Op::do_op(port_a().and_then(|port| port.pin::<26>()), arg),
        43 => Op::do_op(port_b().and_then(|port| port.pin::<20>()), arg),
        44 => Op::do_op(port_b().and_then(|port| port.pin::<22>()), arg),
        45 => Op::do_op(port_b().and_then(|port| port.pin::<23>()), arg),
        46 => Op::do_op(port_b().and_then(|port| port.pin::<21>()), arg),
        47 => Op::do_op(port_d().and_then(|port| port.pin::<8>()), arg),
        48 => Op::do_op(port_d().and_then(|port| port.pin::<9>()), arg),
        49 => Op::do_op(port_b().and_then(|port| port.pin::<4>()), arg),
        50 => Op::do_op(port_b().and_then(|port| port.pin::<5>()), arg),
        51 => Op::do_op(port_d().and_then(|port| port.pin::<14>()), arg),
        52 => Op::do_op(port_d().and_then(|port| port.pin::<13>()), arg),
        53 => Op::do_op(port_d().and_then(|port| port.pin::<12>()), arg),
        54 => Op::do_op(port_d().and_then(|port| port.pin::<15>()), arg),
        55 => Op::do_op(port_d().and_then(|port| port.pin::<11>()), arg),
        56 => Op::do_op(port_e().and_then(|port| port.pin::<10>()), arg),
        57 => Op::do_op(port_e().and_then(|port| port.pin::<11>()), arg),
        58 => Op::do_op(port_e().and_then(|port| port.pin::<0>()), arg),
        59 => Op::do_op(port_e().and_then(|port| port.pin::<1>()), arg),
        60 => Op::do_op(port_e().and_then(|port| port.pin::<2>()), arg),
        61 => Op::do_op(port_e().and_then(|port| port.pin::<3>()), arg),
        62 => Op::do_op(port_e().and_then(|port| port.pin::<4>()), arg),
        63 => Op::do_op(port_e().and_then(|port| port.pin::<5>()), arg),
        _ => None,
    }
}

/// Set a digital pin high or low.
///
/// The digital pins on the Teensy 3.6 are 3.3V.
///
/// If `pin` is not a valid pin, does nothing.
///
/// Interactions with this method may be unpredictable if the pin
/// is not in an output mode or is in use by another module. In
/// particular, whether the write takes effect when the pin
/// becomes a digital output is MCU-specific and should not be
/// relied upon.
#[inline]
pub fn digital_write(pin: usize, value: bool) {
    pin_op::<WriteOp>(pin, value);
}

/// Read the state of a digital pin.
///
/// The digital pins on the Teensy 3.6 output 3.3V.
///
/// If `pin` is not a valid pin, returns `false`
///
/// The return value is implementation-specific and should not be
/// relied upon in the following cases:
/// * The pin is not set as a digital input
/// * The pin is in use by a different module
/// * The pin number is outside the range of pins on the board.
#[inline]
pub fn digital_read(pin: usize) -> bool {
    pin_op::<ReadOp>(pin, ()).unwrap_or(false)
}

/// Set a pin as a digital input or output
///
/// If `pin` is not a valid pin, does nothing.
///
/// Interactions with this method may be unpredictable if the pin
/// is in use by another module. In particular, whether or not
/// changes made by this method will take effect when the other
/// module releases the pin is implementation specific and should
/// not be relied upon.
#[inline]
pub fn pin_mode(pin: usize, mode: PinMode) {
    pin_op::<ModeOp>(pin, mode);
}

/// Port A
///
/// The global instance of PORT A, used to share port ownership among
/// different board modules.
pub fn port_a() -> Option<&'static Port<0>> {
    static PORT: Once<Port<0>> = Once::new();
    PORT.get_or_try_init(|| Sim::get().as_mut().and_then(Sim::enable_peripheral))
}

/// Port B
///
/// The global instance of PORT B, used to share port ownership among
/// different board modules.
pub fn port_b() -> Option<&'static Port<1>> {
    static PORT: Once<Port<1>> = Once::new();
    PORT.get_or_try_init(|| Sim::get().as_mut().and_then(Sim::enable_peripheral))
}

/// Port C
///
/// The global instance of PORT C, used to share port ownership among
/// different board modules.
pub fn port_c() -> Option<&'static Port<2>> {
    static PORT: Once<Port<2>> = Once::new();
    PORT.get_or_try_init(|| Sim::get().as_mut().and_then(Sim::enable_peripheral))
}

/// Port D
///
/// The global instance of PORT D, used to share port ownership among
/// different board modules.
pub fn port_d() -> Option<&'static Port<3>> {
    static PORT: Once<Port<3>> = Once::new();
    PORT.get_or_try_init(|| Sim::get().as_mut().and_then(Sim::enable_peripheral))
}

/// Port E
///
/// The global instance of PORT E, used to share port ownership among
/// different board modules.
pub fn port_e() -> Option<&'static Port<4>> {
    static PORT: Once<Port<4>> = Once::new();
    PORT.get_or_try_init(|| Sim::get().as_mut().and_then(Sim::enable_peripheral))
}