cmtc 0.1.2

The cmtc compiler providing cmtir-based passes to generate backends including FIRRTL, SystemVerilog and simulators.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

use cmtc::ehdl::*;
use cmtrs::*;

itfc_declare! {
  struct BranchExample {
    in_: input Type::UInt(8),
    out: output Type::UInt(8)
  }
  method out () -> (out);
  method start (in_);
}

#[module]
fn make_branch_example() -> BranchExample {
  let io = io! {};

  let t = Type::UInt(8);
  let r = instance!(stl::reg(&t));

  let out = method!(
    () -> (io.out) { ret!(r.read()) }
  );

  let start = method!(
    fsm;
    (io.in_) {
      for_!{(r.write(io.in_);true; ; r.read().gt(literal(1, &t))) {
        branch!{r.read() & literal(1, &t) {
          branch!{r.read().ne(1.lit(&t)){
            seq!{
              step!{ r.write(r.read() * literal(3, &t)); };
              step!{ r.write(r.read() + literal(1, &t)); };
            }
          } }
        } else {
          step!{ r.write(r.read() >> 1); };
        }
        };
      } }
    }
  );

  schedule!(out, start);
}

fn main() -> anyhow::Result<()> {
  let branch_example = make_branch_example();
  utils::setup_logger();
  // use cmtc::*;
  // let mut ir = branch_example.to_cmtir();
  // FSMGenPass::new().apply_pass(&mut ir)?;
  // println!("{}", ir.ir_dump());

  elaborate(
    branch_example,
    sv_config("tb/branch_example/branch_example.sv"),
  )?;
  Ok(())
}