celox 0.4.5

Celox HDL Simulator
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83

//! Regression coverage for wide SDK concatenations in the native backend.

#![cfg(target_arch = "x86_64")]

use celox::frontend_sdk::{BinaryOp, Edge, FrontendArtifact, ModuleBuilder, ValueType};
use celox::{DiagnosticsOptions, Simulator};

fn artifact(data_width: usize) -> FrontendArtifact {
    let bit = ValueType::bits(1).unwrap();
    let mut builder = ModuleBuilder::new("NativeConcatWidth").unwrap();
    let clock = builder.input("clock", bit).unwrap();
    let data = builder
        .input("data", ValueType::bits(data_width).unwrap())
        .unwrap();
    let select = builder
        .input("select", ValueType::bits(2).unwrap())
        .unwrap();
    let result = builder.output("result", bit).unwrap();
    let bank_width = data_width + 3;
    let bank = builder
        .internal("bank", ValueType::bits(bank_width).unwrap())
        .unwrap();

    let mut next_bits = Vec::with_capacity(bank_width);
    for lsb in 0..data_width {
        let slice = builder.slice(data, lsb, 1).unwrap();
        next_bits.push(builder.read_slice(slice).unwrap());
    }
    for lsb in 0..2 {
        let slice = builder.slice(select, lsb, 1).unwrap();
        next_bits.push(builder.read_slice(slice).unwrap());
    }
    let data_q0 = builder
        .read_slice(builder.slice(bank, 0, 1).unwrap())
        .unwrap();
    let select_q0 = builder
        .read_slice(builder.slice(bank, data_width, 1).unwrap())
        .unwrap();
    next_bits.push(
        builder
            .binary(BinaryOp::Xor, data_q0, select_q0, bit)
            .unwrap(),
    );
    next_bits.reverse();

    let next = builder.concat(next_bits).unwrap();
    builder
        .register(
            builder.whole(bank).unwrap(),
            next,
            clock,
            Edge::Posedge,
            None,
            None,
        )
        .unwrap();
    let result_q = builder
        .read_slice(builder.slice(bank, data_width + 2, 1).unwrap())
        .unwrap();
    builder
        .assign(builder.whole(result).unwrap(), result_q)
        .unwrap();

    let artifact = builder.finish();
    artifact.validate().unwrap();
    artifact
}

#[test]
fn native_wide_concat_folding_preserves_all_operands() {
    let mut diagnostics = DiagnosticsOptions::default();
    diagnostics.sir.verify_passes = true;
    Simulator::from_frontend(artifact(129))
        .diagnostics(diagnostics)
        .build_wasm()
        .unwrap();
    Simulator::from_frontend(artifact(128))
        .build_native()
        .unwrap();
    Simulator::from_frontend(artifact(129))
        .build_native()
        .unwrap();
}