celox-backend-x86 0.3.1

Celox x86-64 machine-code backend
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

//! x86-64 backend pipeline: SIR → MIR → allocation → machine code.

#[cfg(target_arch = "x86_64")]
pub mod emit;
#[cfg_attr(not(target_arch = "x86_64"), allow(dead_code))]
pub mod features;
pub mod isel;
#[cfg(target_arch = "x86_64")]
pub mod jit_mem;
pub mod memory_effect;
pub mod mir;
pub mod mir_legalize;
pub mod mir_opt;
pub mod mir_verify;
#[cfg_attr(not(target_arch = "x86_64"), allow(dead_code))]
pub mod regalloc;
pub mod scalar_pipeline;
mod sparse_write_state;
#[cfg_attr(not(target_arch = "x86_64"), allow(dead_code))]
pub mod ssa_destroy;
#[cfg_attr(not(target_arch = "x86_64"), allow(dead_code))]
pub mod x86_slp;