cc13x2 0.2.0

Peripheral Access Crate for CC13x2 MCUs.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130

#[doc = "Reader of register CONFIG_SYNTH_DIV4_CC26"]
pub type R = crate::R<u32, super::CONFIG_SYNTH_DIV4_CC26>;
#[doc = "Writer for register CONFIG_SYNTH_DIV4_CC26"]
pub type W = crate::W<u32, super::CONFIG_SYNTH_DIV4_CC26>;
#[doc = "Register CONFIG_SYNTH_DIV4_CC26 `reset()`'s with value 0x1f"]
impl crate::ResetValue for super::CONFIG_SYNTH_DIV4_CC26 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0x1f
    }
}
#[doc = "Reader of field `MIN_ALLOWED_RTRIM`"]
pub type MIN_ALLOWED_RTRIM_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `MIN_ALLOWED_RTRIM`"]
pub struct MIN_ALLOWED_RTRIM_W<'a> {
    w: &'a mut W,
}
impl<'a> MIN_ALLOWED_RTRIM_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 28)) | (((value as u32) & 0x0f) << 28);
        self.w
    }
}
#[doc = "Reader of field `RFC_MDM_DEMIQMC0`"]
pub type RFC_MDM_DEMIQMC0_R = crate::R<u16, u16>;
#[doc = "Write proxy for field `RFC_MDM_DEMIQMC0`"]
pub struct RFC_MDM_DEMIQMC0_W<'a> {
    w: &'a mut W,
}
impl<'a> RFC_MDM_DEMIQMC0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u16) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xffff << 12)) | (((value as u32) & 0xffff) << 12);
        self.w
    }
}
#[doc = "Reader of field `LDOVCO_TRIM_OUTPUT`"]
pub type LDOVCO_TRIM_OUTPUT_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `LDOVCO_TRIM_OUTPUT`"]
pub struct LDOVCO_TRIM_OUTPUT_W<'a> {
    w: &'a mut W,
}
impl<'a> LDOVCO_TRIM_OUTPUT_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x3f << 6)) | (((value as u32) & 0x3f) << 6);
        self.w
    }
}
#[doc = "Reader of field `RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N`"]
pub type RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N`"]
pub struct RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_W<'a> {
    w: &'a mut W,
}
impl<'a> RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5);
        self.w
    }
}
impl R {
    #[doc = "Bits 28:31 - 31:28\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn min_allowed_rtrim(&self) -> MIN_ALLOWED_RTRIM_R {
        MIN_ALLOWED_RTRIM_R::new(((self.bits >> 28) & 0x0f) as u8)
    }
    #[doc = "Bits 12:27 - 27:12\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn rfc_mdm_demiqmc0(&self) -> RFC_MDM_DEMIQMC0_R {
        RFC_MDM_DEMIQMC0_R::new(((self.bits >> 12) & 0xffff) as u16)
    }
    #[doc = "Bits 6:11 - 11:6\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn ldovco_trim_output(&self) -> LDOVCO_TRIM_OUTPUT_R {
        LDOVCO_TRIM_OUTPUT_R::new(((self.bits >> 6) & 0x3f) as u8)
    }
    #[doc = "Bit 5 - 5:5\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn rfc_mdm_demiqmc0_trimcomplete_n(&self) -> RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_R {
        RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_R::new(((self.bits >> 5) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bits 28:31 - 31:28\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn min_allowed_rtrim(&mut self) -> MIN_ALLOWED_RTRIM_W {
        MIN_ALLOWED_RTRIM_W { w: self }
    }
    #[doc = "Bits 12:27 - 27:12\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn rfc_mdm_demiqmc0(&mut self) -> RFC_MDM_DEMIQMC0_W {
        RFC_MDM_DEMIQMC0_W { w: self }
    }
    #[doc = "Bits 6:11 - 11:6\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn ldovco_trim_output(&mut self) -> LDOVCO_TRIM_OUTPUT_W {
        LDOVCO_TRIM_OUTPUT_W { w: self }
    }
    #[doc = "Bit 5 - 5:5\\]
Internal. Only to be used through TI provided API."]
    #[inline(always)]
    pub fn rfc_mdm_demiqmc0_trimcomplete_n(&mut self) -> RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_W {
        RFC_MDM_DEMIQMC0_TRIMCOMPLETE_N_W { w: self }
    }
}