cc13x2 0.2.0

Peripheral Access Crate for CC13x2 MCUs.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639

#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - Output Selection for CPU Interrupt 0"]
    pub cpuirqsel0: CPUIRQSEL0,
    #[doc = "0x04 - Output Selection for CPU Interrupt 1"]
    pub cpuirqsel1: CPUIRQSEL1,
    #[doc = "0x08 - Output Selection for CPU Interrupt 2"]
    pub cpuirqsel2: CPUIRQSEL2,
    #[doc = "0x0c - Output Selection for CPU Interrupt 3"]
    pub cpuirqsel3: CPUIRQSEL3,
    #[doc = "0x10 - Output Selection for CPU Interrupt 4"]
    pub cpuirqsel4: CPUIRQSEL4,
    #[doc = "0x14 - Output Selection for CPU Interrupt 5"]
    pub cpuirqsel5: CPUIRQSEL5,
    #[doc = "0x18 - Output Selection for CPU Interrupt 6"]
    pub cpuirqsel6: CPUIRQSEL6,
    #[doc = "0x1c - Output Selection for CPU Interrupt 7"]
    pub cpuirqsel7: CPUIRQSEL7,
    #[doc = "0x20 - Output Selection for CPU Interrupt 8"]
    pub cpuirqsel8: CPUIRQSEL8,
    #[doc = "0x24 - Output Selection for CPU Interrupt 9"]
    pub cpuirqsel9: CPUIRQSEL9,
    #[doc = "0x28 - Output Selection for CPU Interrupt 10"]
    pub cpuirqsel10: CPUIRQSEL10,
    #[doc = "0x2c - Output Selection for CPU Interrupt 11"]
    pub cpuirqsel11: CPUIRQSEL11,
    #[doc = "0x30 - Output Selection for CPU Interrupt 12"]
    pub cpuirqsel12: CPUIRQSEL12,
    #[doc = "0x34 - Output Selection for CPU Interrupt 13"]
    pub cpuirqsel13: CPUIRQSEL13,
    #[doc = "0x38 - Output Selection for CPU Interrupt 14"]
    pub cpuirqsel14: CPUIRQSEL14,
    #[doc = "0x3c - Output Selection for CPU Interrupt 15"]
    pub cpuirqsel15: CPUIRQSEL15,
    #[doc = "0x40 - Output Selection for CPU Interrupt 16"]
    pub cpuirqsel16: CPUIRQSEL16,
    #[doc = "0x44 - Output Selection for CPU Interrupt 17"]
    pub cpuirqsel17: CPUIRQSEL17,
    #[doc = "0x48 - Output Selection for CPU Interrupt 18"]
    pub cpuirqsel18: CPUIRQSEL18,
    #[doc = "0x4c - Output Selection for CPU Interrupt 19"]
    pub cpuirqsel19: CPUIRQSEL19,
    #[doc = "0x50 - Output Selection for CPU Interrupt 20"]
    pub cpuirqsel20: CPUIRQSEL20,
    #[doc = "0x54 - Output Selection for CPU Interrupt 21"]
    pub cpuirqsel21: CPUIRQSEL21,
    #[doc = "0x58 - Output Selection for CPU Interrupt 22"]
    pub cpuirqsel22: CPUIRQSEL22,
    #[doc = "0x5c - Output Selection for CPU Interrupt 23"]
    pub cpuirqsel23: CPUIRQSEL23,
    #[doc = "0x60 - Output Selection for CPU Interrupt 24"]
    pub cpuirqsel24: CPUIRQSEL24,
    #[doc = "0x64 - Output Selection for CPU Interrupt 25"]
    pub cpuirqsel25: CPUIRQSEL25,
    #[doc = "0x68 - Output Selection for CPU Interrupt 26"]
    pub cpuirqsel26: CPUIRQSEL26,
    #[doc = "0x6c - Output Selection for CPU Interrupt 27"]
    pub cpuirqsel27: CPUIRQSEL27,
    #[doc = "0x70 - Output Selection for CPU Interrupt 28"]
    pub cpuirqsel28: CPUIRQSEL28,
    #[doc = "0x74 - Output Selection for CPU Interrupt 29"]
    pub cpuirqsel29: CPUIRQSEL29,
    #[doc = "0x78 - Output Selection for CPU Interrupt 30"]
    pub cpuirqsel30: CPUIRQSEL30,
    #[doc = "0x7c - Output Selection for CPU Interrupt 31"]
    pub cpuirqsel31: CPUIRQSEL31,
    #[doc = "0x80 - Output Selection for CPU Interrupt 32"]
    pub cpuirqsel32: CPUIRQSEL32,
    #[doc = "0x84 - Output Selection for CPU Interrupt 33"]
    pub cpuirqsel33: CPUIRQSEL33,
    #[doc = "0x88 - Output Selection for CPU Interrupt 34"]
    pub cpuirqsel34: CPUIRQSEL34,
    #[doc = "0x8c - Output Selection for CPU Interrupt 35"]
    pub cpuirqsel35: CPUIRQSEL35,
    #[doc = "0x90 - Output Selection for CPU Interrupt 36"]
    pub cpuirqsel36: CPUIRQSEL36,
    #[doc = "0x94 - Output Selection for CPU Interrupt 37"]
    pub cpuirqsel37: CPUIRQSEL37,
    _reserved38: [u8; 104usize],
    #[doc = "0x100 - Output Selection for RFC Event 0"]
    pub rfcsel0: RFCSEL0,
    #[doc = "0x104 - Output Selection for RFC Event 1"]
    pub rfcsel1: RFCSEL1,
    #[doc = "0x108 - Output Selection for RFC Event 2"]
    pub rfcsel2: RFCSEL2,
    #[doc = "0x10c - Output Selection for RFC Event 3"]
    pub rfcsel3: RFCSEL3,
    #[doc = "0x110 - Output Selection for RFC Event 4"]
    pub rfcsel4: RFCSEL4,
    #[doc = "0x114 - Output Selection for RFC Event 5"]
    pub rfcsel5: RFCSEL5,
    #[doc = "0x118 - Output Selection for RFC Event 6"]
    pub rfcsel6: RFCSEL6,
    #[doc = "0x11c - Output Selection for RFC Event 7"]
    pub rfcsel7: RFCSEL7,
    #[doc = "0x120 - Output Selection for RFC Event 8"]
    pub rfcsel8: RFCSEL8,
    #[doc = "0x124 - Output Selection for RFC Event 9"]
    pub rfcsel9: RFCSEL9,
    _reserved48: [u8; 216usize],
    #[doc = "0x200 - Output Selection for GPT0 0"]
    pub gpt0acaptsel: GPT0ACAPTSEL,
    #[doc = "0x204 - Output Selection for GPT0 1"]
    pub gpt0bcaptsel: GPT0BCAPTSEL,
    _reserved50: [u8; 248usize],
    #[doc = "0x300 - Output Selection for GPT1 0"]
    pub gpt1acaptsel: GPT1ACAPTSEL,
    #[doc = "0x304 - Output Selection for GPT1 1"]
    pub gpt1bcaptsel: GPT1BCAPTSEL,
    _reserved52: [u8; 248usize],
    #[doc = "0x400 - Output Selection for GPT2 0"]
    pub gpt2acaptsel: GPT2ACAPTSEL,
    #[doc = "0x404 - Output Selection for GPT2 1"]
    pub gpt2bcaptsel: GPT2BCAPTSEL,
    _reserved54: [u8; 248usize],
    #[doc = "0x500 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach0ssel: UDMACH0SSEL,
    #[doc = "0x504 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach0bsel: UDMACH0BSEL,
    #[doc = "0x508 - Output Selection for DMA Channel 1 SREQ"]
    pub udmach1ssel: UDMACH1SSEL,
    #[doc = "0x50c - Output Selection for DMA Channel 1 REQ"]
    pub udmach1bsel: UDMACH1BSEL,
    #[doc = "0x510 - Output Selection for DMA Channel 2 SREQ"]
    pub udmach2ssel: UDMACH2SSEL,
    #[doc = "0x514 - Output Selection for DMA Channel 2 REQ"]
    pub udmach2bsel: UDMACH2BSEL,
    #[doc = "0x518 - Output Selection for DMA Channel 3 SREQ"]
    pub udmach3ssel: UDMACH3SSEL,
    #[doc = "0x51c - Output Selection for DMA Channel 3 REQ"]
    pub udmach3bsel: UDMACH3BSEL,
    #[doc = "0x520 - Output Selection for DMA Channel 4 SREQ"]
    pub udmach4ssel: UDMACH4SSEL,
    #[doc = "0x524 - Output Selection for DMA Channel 4 REQ"]
    pub udmach4bsel: UDMACH4BSEL,
    #[doc = "0x528 - Output Selection for DMA Channel 5 SREQ"]
    pub udmach5ssel: UDMACH5SSEL,
    #[doc = "0x52c - Output Selection for DMA Channel 5 REQ"]
    pub udmach5bsel: UDMACH5BSEL,
    #[doc = "0x530 - Output Selection for DMA Channel 6 SREQ"]
    pub udmach6ssel: UDMACH6SSEL,
    #[doc = "0x534 - Output Selection for DMA Channel 6 REQ"]
    pub udmach6bsel: UDMACH6BSEL,
    #[doc = "0x538 - Output Selection for DMA Channel 7 SREQ"]
    pub udmach7ssel: UDMACH7SSEL,
    #[doc = "0x53c - Output Selection for DMA Channel 7 REQ"]
    pub udmach7bsel: UDMACH7BSEL,
    #[doc = "0x540 - Output Selection for DMA Channel 8 SREQ Single request is ignored for this channel"]
    pub udmach8ssel: UDMACH8SSEL,
    #[doc = "0x544 - Output Selection for DMA Channel 8 REQ"]
    pub udmach8bsel: UDMACH8BSEL,
    #[doc = "0x548 - Output Selection for DMA Channel 9 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS"]
    pub udmach9ssel: UDMACH9SSEL,
    #[doc = "0x54c - Output Selection for DMA Channel 9 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS"]
    pub udmach9bsel: UDMACH9BSEL,
    #[doc = "0x550 - Output Selection for DMA Channel 10 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS"]
    pub udmach10ssel: UDMACH10SSEL,
    #[doc = "0x554 - Output Selection for DMA Channel 10 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS"]
    pub udmach10bsel: UDMACH10BSEL,
    #[doc = "0x558 - Output Selection for DMA Channel 11 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS"]
    pub udmach11ssel: UDMACH11SSEL,
    #[doc = "0x55c - Output Selection for DMA Channel 11 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS"]
    pub udmach11bsel: UDMACH11BSEL,
    #[doc = "0x560 - Output Selection for DMA Channel 12 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS"]
    pub udmach12ssel: UDMACH12SSEL,
    #[doc = "0x564 - Output Selection for DMA Channel 12 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS"]
    pub udmach12bsel: UDMACH12BSEL,
    #[doc = "0x568 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach13ssel: UDMACH13SSEL,
    #[doc = "0x56c - Output Selection for DMA Channel 13 REQ"]
    pub udmach13bsel: UDMACH13BSEL,
    #[doc = "0x570 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach14ssel: UDMACH14SSEL,
    #[doc = "0x574 - Output Selection for DMA Channel 14 REQ"]
    pub udmach14bsel: UDMACH14BSEL,
    #[doc = "0x578 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach15ssel: UDMACH15SSEL,
    #[doc = "0x57c - Output Selection for DMA Channel 15 REQ"]
    pub udmach15bsel: UDMACH15BSEL,
    #[doc = "0x580 - Output Selection for DMA Channel 16 SREQ"]
    pub udmach16ssel: UDMACH16SSEL,
    #[doc = "0x584 - Output Selection for DMA Channel 16 REQ"]
    pub udmach16bsel: UDMACH16BSEL,
    #[doc = "0x588 - Output Selection for DMA Channel 17 SREQ"]
    pub udmach17ssel: UDMACH17SSEL,
    #[doc = "0x58c - Output Selection for DMA Channel 17 REQ"]
    pub udmach17bsel: UDMACH17BSEL,
    #[doc = "0x590 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach18ssel: UDMACH18SSEL,
    #[doc = "0x594 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach18bsel: UDMACH18BSEL,
    #[doc = "0x598 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach19ssel: UDMACH19SSEL,
    #[doc = "0x59c - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach19bsel: UDMACH19BSEL,
    #[doc = "0x5a0 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach20ssel: UDMACH20SSEL,
    #[doc = "0x5a4 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach20bsel: UDMACH20BSEL,
    #[doc = "0x5a8 - Output Selection for DMA Channel 21 SREQ"]
    pub udmach21ssel: UDMACH21SSEL,
    #[doc = "0x5ac - Output Selection for DMA Channel 21 REQ"]
    pub udmach21bsel: UDMACH21BSEL,
    #[doc = "0x5b0 - Output Selection for DMA Channel 22 SREQ"]
    pub udmach22ssel: UDMACH22SSEL,
    #[doc = "0x5b4 - Output Selection for DMA Channel 22 REQ"]
    pub udmach22bsel: UDMACH22BSEL,
    #[doc = "0x5b8 - Output Selection for DMA Channel 23 SREQ"]
    pub udmach23ssel: UDMACH23SSEL,
    #[doc = "0x5bc - Output Selection for DMA Channel 23 REQ"]
    pub udmach23bsel: UDMACH23BSEL,
    #[doc = "0x5c0 - Output Selection for DMA Channel 24 SREQ"]
    pub udmach24ssel: UDMACH24SSEL,
    #[doc = "0x5c4 - Output Selection for DMA Channel 24 REQ"]
    pub udmach24bsel: UDMACH24BSEL,
    #[doc = "0x5c8 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach25ssel: UDMACH25SSEL,
    #[doc = "0x5cc - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach25bsel: UDMACH25BSEL,
    #[doc = "0x5d0 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach26ssel: UDMACH26SSEL,
    #[doc = "0x5d4 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach26bsel: UDMACH26BSEL,
    #[doc = "0x5d8 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach27ssel: UDMACH27SSEL,
    #[doc = "0x5dc - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach27bsel: UDMACH27BSEL,
    #[doc = "0x5e0 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach28ssel: UDMACH28SSEL,
    #[doc = "0x5e4 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach28bsel: UDMACH28BSEL,
    #[doc = "0x5e8 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach29ssel: UDMACH29SSEL,
    #[doc = "0x5ec - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach29bsel: UDMACH29BSEL,
    #[doc = "0x5f0 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach30ssel: UDMACH30SSEL,
    #[doc = "0x5f4 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach30bsel: UDMACH30BSEL,
    #[doc = "0x5f8 - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach31ssel: UDMACH31SSEL,
    #[doc = "0x5fc - Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    pub udmach31bsel: UDMACH31BSEL,
    #[doc = "0x600 - Output Selection for GPT3 0"]
    pub gpt3acaptsel: GPT3ACAPTSEL,
    #[doc = "0x604 - Output Selection for GPT3 1"]
    pub gpt3bcaptsel: GPT3BCAPTSEL,
    _reserved120: [u8; 248usize],
    #[doc = "0x700 - Output Selection for AUX Subscriber 0"]
    pub auxsel0: AUXSEL0,
    _reserved121: [u8; 252usize],
    #[doc = "0x800 - Output Selection for NMI Subscriber 0"]
    pub cm3nmisel0: CM3NMISEL0,
    _reserved122: [u8; 252usize],
    #[doc = "0x900 - Output Selection for I2S Subscriber 0"]
    pub i2sstmpsel0: I2SSTMPSEL0,
    _reserved123: [u8; 252usize],
    #[doc = "0xa00 - Output Selection for FRZ Subscriber The halted debug signal is passed to peripherals such as the General Purpose Timer, Sensor Controller with Digital and Analog Peripherals (AUX), Radio, and RTC. When the system CPU halts, the connected peripherals that have freeze enabled also halt. The programmable output can be set to static values of 0 or 1, and can also be set to pass the halted signal."]
    pub frzsel0: FRZSEL0,
    _reserved124: [u8; 1276usize],
    #[doc = "0xf00 - Set or Clear Software Events"]
    pub swev: SWEV,
}
#[doc = "Output Selection for CPU Interrupt 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel0](cpuirqsel0) module"]
pub type CPUIRQSEL0 = crate::Reg<u32, _CPUIRQSEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL0;
#[doc = "`read()` method returns [cpuirqsel0::R](cpuirqsel0::R) reader structure"]
impl crate::Readable for CPUIRQSEL0 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel0::W](cpuirqsel0::W) writer structure"]
impl crate::Writable for CPUIRQSEL0 {}
#[doc = "Output Selection for CPU Interrupt 0"]
pub mod cpuirqsel0;
#[doc = "Output Selection for CPU Interrupt 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel1](cpuirqsel1) module"]
pub type CPUIRQSEL1 = crate::Reg<u32, _CPUIRQSEL1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL1;
#[doc = "`read()` method returns [cpuirqsel1::R](cpuirqsel1::R) reader structure"]
impl crate::Readable for CPUIRQSEL1 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel1::W](cpuirqsel1::W) writer structure"]
impl crate::Writable for CPUIRQSEL1 {}
#[doc = "Output Selection for CPU Interrupt 1"]
pub mod cpuirqsel1;
#[doc = "Output Selection for CPU Interrupt 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel2](cpuirqsel2) module"]
pub type CPUIRQSEL2 = crate::Reg<u32, _CPUIRQSEL2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL2;
#[doc = "`read()` method returns [cpuirqsel2::R](cpuirqsel2::R) reader structure"]
impl crate::Readable for CPUIRQSEL2 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel2::W](cpuirqsel2::W) writer structure"]
impl crate::Writable for CPUIRQSEL2 {}
#[doc = "Output Selection for CPU Interrupt 2"]
pub mod cpuirqsel2;
#[doc = "Output Selection for CPU Interrupt 3\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel3](cpuirqsel3) module"]
pub type CPUIRQSEL3 = crate::Reg<u32, _CPUIRQSEL3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL3;
#[doc = "`read()` method returns [cpuirqsel3::R](cpuirqsel3::R) reader structure"]
impl crate::Readable for CPUIRQSEL3 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel3::W](cpuirqsel3::W) writer structure"]
impl crate::Writable for CPUIRQSEL3 {}
#[doc = "Output Selection for CPU Interrupt 3"]
pub mod cpuirqsel3;
#[doc = "Output Selection for CPU Interrupt 4\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel4](cpuirqsel4) module"]
pub type CPUIRQSEL4 = crate::Reg<u32, _CPUIRQSEL4>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL4;
#[doc = "`read()` method returns [cpuirqsel4::R](cpuirqsel4::R) reader structure"]
impl crate::Readable for CPUIRQSEL4 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel4::W](cpuirqsel4::W) writer structure"]
impl crate::Writable for CPUIRQSEL4 {}
#[doc = "Output Selection for CPU Interrupt 4"]
pub mod cpuirqsel4;
#[doc = "Output Selection for CPU Interrupt 5\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel5](cpuirqsel5) module"]
pub type CPUIRQSEL5 = crate::Reg<u32, _CPUIRQSEL5>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL5;
#[doc = "`read()` method returns [cpuirqsel5::R](cpuirqsel5::R) reader structure"]
impl crate::Readable for CPUIRQSEL5 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel5::W](cpuirqsel5::W) writer structure"]
impl crate::Writable for CPUIRQSEL5 {}
#[doc = "Output Selection for CPU Interrupt 5"]
pub mod cpuirqsel5;
#[doc = "Output Selection for CPU Interrupt 6\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel6](cpuirqsel6) module"]
pub type CPUIRQSEL6 = crate::Reg<u32, _CPUIRQSEL6>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL6;
#[doc = "`read()` method returns [cpuirqsel6::R](cpuirqsel6::R) reader structure"]
impl crate::Readable for CPUIRQSEL6 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel6::W](cpuirqsel6::W) writer structure"]
impl crate::Writable for CPUIRQSEL6 {}
#[doc = "Output Selection for CPU Interrupt 6"]
pub mod cpuirqsel6;
#[doc = "Output Selection for CPU Interrupt 7\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel7](cpuirqsel7) module"]
pub type CPUIRQSEL7 = crate::Reg<u32, _CPUIRQSEL7>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL7;
#[doc = "`read()` method returns [cpuirqsel7::R](cpuirqsel7::R) reader structure"]
impl crate::Readable for CPUIRQSEL7 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel7::W](cpuirqsel7::W) writer structure"]
impl crate::Writable for CPUIRQSEL7 {}
#[doc = "Output Selection for CPU Interrupt 7"]
pub mod cpuirqsel7;
#[doc = "Output Selection for CPU Interrupt 8\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel8](cpuirqsel8) module"]
pub type CPUIRQSEL8 = crate::Reg<u32, _CPUIRQSEL8>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL8;
#[doc = "`read()` method returns [cpuirqsel8::R](cpuirqsel8::R) reader structure"]
impl crate::Readable for CPUIRQSEL8 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel8::W](cpuirqsel8::W) writer structure"]
impl crate::Writable for CPUIRQSEL8 {}
#[doc = "Output Selection for CPU Interrupt 8"]
pub mod cpuirqsel8;
#[doc = "Output Selection for CPU Interrupt 9\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel9](cpuirqsel9) module"]
pub type CPUIRQSEL9 = crate::Reg<u32, _CPUIRQSEL9>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL9;
#[doc = "`read()` method returns [cpuirqsel9::R](cpuirqsel9::R) reader structure"]
impl crate::Readable for CPUIRQSEL9 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel9::W](cpuirqsel9::W) writer structure"]
impl crate::Writable for CPUIRQSEL9 {}
#[doc = "Output Selection for CPU Interrupt 9"]
pub mod cpuirqsel9;
#[doc = "Output Selection for CPU Interrupt 10\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel10](cpuirqsel10) module"]
pub type CPUIRQSEL10 = crate::Reg<u32, _CPUIRQSEL10>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL10;
#[doc = "`read()` method returns [cpuirqsel10::R](cpuirqsel10::R) reader structure"]
impl crate::Readable for CPUIRQSEL10 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel10::W](cpuirqsel10::W) writer structure"]
impl crate::Writable for CPUIRQSEL10 {}
#[doc = "Output Selection for CPU Interrupt 10"]
pub mod cpuirqsel10;
#[doc = "Output Selection for CPU Interrupt 11\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel11](cpuirqsel11) module"]
pub type CPUIRQSEL11 = crate::Reg<u32, _CPUIRQSEL11>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL11;
#[doc = "`read()` method returns [cpuirqsel11::R](cpuirqsel11::R) reader structure"]
impl crate::Readable for CPUIRQSEL11 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel11::W](cpuirqsel11::W) writer structure"]
impl crate::Writable for CPUIRQSEL11 {}
#[doc = "Output Selection for CPU Interrupt 11"]
pub mod cpuirqsel11;
#[doc = "Output Selection for CPU Interrupt 12\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel12](cpuirqsel12) module"]
pub type CPUIRQSEL12 = crate::Reg<u32, _CPUIRQSEL12>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL12;
#[doc = "`read()` method returns [cpuirqsel12::R](cpuirqsel12::R) reader structure"]
impl crate::Readable for CPUIRQSEL12 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel12::W](cpuirqsel12::W) writer structure"]
impl crate::Writable for CPUIRQSEL12 {}
#[doc = "Output Selection for CPU Interrupt 12"]
pub mod cpuirqsel12;
#[doc = "Output Selection for CPU Interrupt 13\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel13](cpuirqsel13) module"]
pub type CPUIRQSEL13 = crate::Reg<u32, _CPUIRQSEL13>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL13;
#[doc = "`read()` method returns [cpuirqsel13::R](cpuirqsel13::R) reader structure"]
impl crate::Readable for CPUIRQSEL13 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel13::W](cpuirqsel13::W) writer structure"]
impl crate::Writable for CPUIRQSEL13 {}
#[doc = "Output Selection for CPU Interrupt 13"]
pub mod cpuirqsel13;
#[doc = "Output Selection for CPU Interrupt 14\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel14](cpuirqsel14) module"]
pub type CPUIRQSEL14 = crate::Reg<u32, _CPUIRQSEL14>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL14;
#[doc = "`read()` method returns [cpuirqsel14::R](cpuirqsel14::R) reader structure"]
impl crate::Readable for CPUIRQSEL14 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel14::W](cpuirqsel14::W) writer structure"]
impl crate::Writable for CPUIRQSEL14 {}
#[doc = "Output Selection for CPU Interrupt 14"]
pub mod cpuirqsel14;
#[doc = "Output Selection for CPU Interrupt 15\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel15](cpuirqsel15) module"]
pub type CPUIRQSEL15 = crate::Reg<u32, _CPUIRQSEL15>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL15;
#[doc = "`read()` method returns [cpuirqsel15::R](cpuirqsel15::R) reader structure"]
impl crate::Readable for CPUIRQSEL15 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel15::W](cpuirqsel15::W) writer structure"]
impl crate::Writable for CPUIRQSEL15 {}
#[doc = "Output Selection for CPU Interrupt 15"]
pub mod cpuirqsel15;
#[doc = "Output Selection for CPU Interrupt 16\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel16](cpuirqsel16) module"]
pub type CPUIRQSEL16 = crate::Reg<u32, _CPUIRQSEL16>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL16;
#[doc = "`read()` method returns [cpuirqsel16::R](cpuirqsel16::R) reader structure"]
impl crate::Readable for CPUIRQSEL16 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel16::W](cpuirqsel16::W) writer structure"]
impl crate::Writable for CPUIRQSEL16 {}
#[doc = "Output Selection for CPU Interrupt 16"]
pub mod cpuirqsel16;
#[doc = "Output Selection for CPU Interrupt 17\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel17](cpuirqsel17) module"]
pub type CPUIRQSEL17 = crate::Reg<u32, _CPUIRQSEL17>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL17;
#[doc = "`read()` method returns [cpuirqsel17::R](cpuirqsel17::R) reader structure"]
impl crate::Readable for CPUIRQSEL17 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel17::W](cpuirqsel17::W) writer structure"]
impl crate::Writable for CPUIRQSEL17 {}
#[doc = "Output Selection for CPU Interrupt 17"]
pub mod cpuirqsel17;
#[doc = "Output Selection for CPU Interrupt 18\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel18](cpuirqsel18) module"]
pub type CPUIRQSEL18 = crate::Reg<u32, _CPUIRQSEL18>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL18;
#[doc = "`read()` method returns [cpuirqsel18::R](cpuirqsel18::R) reader structure"]
impl crate::Readable for CPUIRQSEL18 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel18::W](cpuirqsel18::W) writer structure"]
impl crate::Writable for CPUIRQSEL18 {}
#[doc = "Output Selection for CPU Interrupt 18"]
pub mod cpuirqsel18;
#[doc = "Output Selection for CPU Interrupt 19\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel19](cpuirqsel19) module"]
pub type CPUIRQSEL19 = crate::Reg<u32, _CPUIRQSEL19>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL19;
#[doc = "`read()` method returns [cpuirqsel19::R](cpuirqsel19::R) reader structure"]
impl crate::Readable for CPUIRQSEL19 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel19::W](cpuirqsel19::W) writer structure"]
impl crate::Writable for CPUIRQSEL19 {}
#[doc = "Output Selection for CPU Interrupt 19"]
pub mod cpuirqsel19;
#[doc = "Output Selection for CPU Interrupt 20\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel20](cpuirqsel20) module"]
pub type CPUIRQSEL20 = crate::Reg<u32, _CPUIRQSEL20>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL20;
#[doc = "`read()` method returns [cpuirqsel20::R](cpuirqsel20::R) reader structure"]
impl crate::Readable for CPUIRQSEL20 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel20::W](cpuirqsel20::W) writer structure"]
impl crate::Writable for CPUIRQSEL20 {}
#[doc = "Output Selection for CPU Interrupt 20"]
pub mod cpuirqsel20;
#[doc = "Output Selection for CPU Interrupt 21\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel21](cpuirqsel21) module"]
pub type CPUIRQSEL21 = crate::Reg<u32, _CPUIRQSEL21>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL21;
#[doc = "`read()` method returns [cpuirqsel21::R](cpuirqsel21::R) reader structure"]
impl crate::Readable for CPUIRQSEL21 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel21::W](cpuirqsel21::W) writer structure"]
impl crate::Writable for CPUIRQSEL21 {}
#[doc = "Output Selection for CPU Interrupt 21"]
pub mod cpuirqsel21;
#[doc = "Output Selection for CPU Interrupt 22\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel22](cpuirqsel22) module"]
pub type CPUIRQSEL22 = crate::Reg<u32, _CPUIRQSEL22>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL22;
#[doc = "`read()` method returns [cpuirqsel22::R](cpuirqsel22::R) reader structure"]
impl crate::Readable for CPUIRQSEL22 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel22::W](cpuirqsel22::W) writer structure"]
impl crate::Writable for CPUIRQSEL22 {}
#[doc = "Output Selection for CPU Interrupt 22"]
pub mod cpuirqsel22;
#[doc = "Output Selection for CPU Interrupt 23\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel23](cpuirqsel23) module"]
pub type CPUIRQSEL23 = crate::Reg<u32, _CPUIRQSEL23>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL23;
#[doc = "`read()` method returns [cpuirqsel23::R](cpuirqsel23::R) reader structure"]
impl crate::Readable for CPUIRQSEL23 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel23::W](cpuirqsel23::W) writer structure"]
impl crate::Writable for CPUIRQSEL23 {}
#[doc = "Output Selection for CPU Interrupt 23"]
pub mod cpuirqsel23;
#[doc = "Output Selection for CPU Interrupt 24\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel24](cpuirqsel24) module"]
pub type CPUIRQSEL24 = crate::Reg<u32, _CPUIRQSEL24>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL24;
#[doc = "`read()` method returns [cpuirqsel24::R](cpuirqsel24::R) reader structure"]
impl crate::Readable for CPUIRQSEL24 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel24::W](cpuirqsel24::W) writer structure"]
impl crate::Writable for CPUIRQSEL24 {}
#[doc = "Output Selection for CPU Interrupt 24"]
pub mod cpuirqsel24;
#[doc = "Output Selection for CPU Interrupt 25\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel25](cpuirqsel25) module"]
pub type CPUIRQSEL25 = crate::Reg<u32, _CPUIRQSEL25>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL25;
#[doc = "`read()` method returns [cpuirqsel25::R](cpuirqsel25::R) reader structure"]
impl crate::Readable for CPUIRQSEL25 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel25::W](cpuirqsel25::W) writer structure"]
impl crate::Writable for CPUIRQSEL25 {}
#[doc = "Output Selection for CPU Interrupt 25"]
pub mod cpuirqsel25;
#[doc = "Output Selection for CPU Interrupt 26\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel26](cpuirqsel26) module"]
pub type CPUIRQSEL26 = crate::Reg<u32, _CPUIRQSEL26>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL26;
#[doc = "`read()` method returns [cpuirqsel26::R](cpuirqsel26::R) reader structure"]
impl crate::Readable for CPUIRQSEL26 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel26::W](cpuirqsel26::W) writer structure"]
impl crate::Writable for CPUIRQSEL26 {}
#[doc = "Output Selection for CPU Interrupt 26"]
pub mod cpuirqsel26;
#[doc = "Output Selection for CPU Interrupt 27\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel27](cpuirqsel27) module"]
pub type CPUIRQSEL27 = crate::Reg<u32, _CPUIRQSEL27>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL27;
#[doc = "`read()` method returns [cpuirqsel27::R](cpuirqsel27::R) reader structure"]
impl crate::Readable for CPUIRQSEL27 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel27::W](cpuirqsel27::W) writer structure"]
impl crate::Writable for CPUIRQSEL27 {}
#[doc = "Output Selection for CPU Interrupt 27"]
pub mod cpuirqsel27;
#[doc = "Output Selection for CPU Interrupt 28\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel28](cpuirqsel28) module"]
pub type CPUIRQSEL28 = crate::Reg<u32, _CPUIRQSEL28>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL28;
#[doc = "`read()` method returns [cpuirqsel28::R](cpuirqsel28::R) reader structure"]
impl crate::Readable for CPUIRQSEL28 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel28::W](cpuirqsel28::W) writer structure"]
impl crate::Writable for CPUIRQSEL28 {}
#[doc = "Output Selection for CPU Interrupt 28"]
pub mod cpuirqsel28;
#[doc = "Output Selection for CPU Interrupt 29\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel29](cpuirqsel29) module"]
pub type CPUIRQSEL29 = crate::Reg<u32, _CPUIRQSEL29>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL29;
#[doc = "`read()` method returns [cpuirqsel29::R](cpuirqsel29::R) reader structure"]
impl crate::Readable for CPUIRQSEL29 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel29::W](cpuirqsel29::W) writer structure"]
impl crate::Writable for CPUIRQSEL29 {}
#[doc = "Output Selection for CPU Interrupt 29"]
pub mod cpuirqsel29;
#[doc = "Output Selection for CPU Interrupt 30\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel30](cpuirqsel30) module"]
pub type CPUIRQSEL30 = crate::Reg<u32, _CPUIRQSEL30>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL30;
#[doc = "`read()` method returns [cpuirqsel30::R](cpuirqsel30::R) reader structure"]
impl crate::Readable for CPUIRQSEL30 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel30::W](cpuirqsel30::W) writer structure"]
impl crate::Writable for CPUIRQSEL30 {}
#[doc = "Output Selection for CPU Interrupt 30"]
pub mod cpuirqsel30;
#[doc = "Output Selection for CPU Interrupt 31\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel31](cpuirqsel31) module"]
pub type CPUIRQSEL31 = crate::Reg<u32, _CPUIRQSEL31>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL31;
#[doc = "`read()` method returns [cpuirqsel31::R](cpuirqsel31::R) reader structure"]
impl crate::Readable for CPUIRQSEL31 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel31::W](cpuirqsel31::W) writer structure"]
impl crate::Writable for CPUIRQSEL31 {}
#[doc = "Output Selection for CPU Interrupt 31"]
pub mod cpuirqsel31;
#[doc = "Output Selection for CPU Interrupt 32\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel32](cpuirqsel32) module"]
pub type CPUIRQSEL32 = crate::Reg<u32, _CPUIRQSEL32>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL32;
#[doc = "`read()` method returns [cpuirqsel32::R](cpuirqsel32::R) reader structure"]
impl crate::Readable for CPUIRQSEL32 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel32::W](cpuirqsel32::W) writer structure"]
impl crate::Writable for CPUIRQSEL32 {}
#[doc = "Output Selection for CPU Interrupt 32"]
pub mod cpuirqsel32;
#[doc = "Output Selection for CPU Interrupt 33\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel33](cpuirqsel33) module"]
pub type CPUIRQSEL33 = crate::Reg<u32, _CPUIRQSEL33>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL33;
#[doc = "`read()` method returns [cpuirqsel33::R](cpuirqsel33::R) reader structure"]
impl crate::Readable for CPUIRQSEL33 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel33::W](cpuirqsel33::W) writer structure"]
impl crate::Writable for CPUIRQSEL33 {}
#[doc = "Output Selection for CPU Interrupt 33"]
pub mod cpuirqsel33;
#[doc = "Output Selection for CPU Interrupt 34\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel34](cpuirqsel34) module"]
pub type CPUIRQSEL34 = crate::Reg<u32, _CPUIRQSEL34>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL34;
#[doc = "`read()` method returns [cpuirqsel34::R](cpuirqsel34::R) reader structure"]
impl crate::Readable for CPUIRQSEL34 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel34::W](cpuirqsel34::W) writer structure"]
impl crate::Writable for CPUIRQSEL34 {}
#[doc = "Output Selection for CPU Interrupt 34"]
pub mod cpuirqsel34;
#[doc = "Output Selection for CPU Interrupt 35\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel35](cpuirqsel35) module"]
pub type CPUIRQSEL35 = crate::Reg<u32, _CPUIRQSEL35>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL35;
#[doc = "`read()` method returns [cpuirqsel35::R](cpuirqsel35::R) reader structure"]
impl crate::Readable for CPUIRQSEL35 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel35::W](cpuirqsel35::W) writer structure"]
impl crate::Writable for CPUIRQSEL35 {}
#[doc = "Output Selection for CPU Interrupt 35"]
pub mod cpuirqsel35;
#[doc = "Output Selection for CPU Interrupt 36\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel36](cpuirqsel36) module"]
pub type CPUIRQSEL36 = crate::Reg<u32, _CPUIRQSEL36>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL36;
#[doc = "`read()` method returns [cpuirqsel36::R](cpuirqsel36::R) reader structure"]
impl crate::Readable for CPUIRQSEL36 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel36::W](cpuirqsel36::W) writer structure"]
impl crate::Writable for CPUIRQSEL36 {}
#[doc = "Output Selection for CPU Interrupt 36"]
pub mod cpuirqsel36;
#[doc = "Output Selection for CPU Interrupt 37\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cpuirqsel37](cpuirqsel37) module"]
pub type CPUIRQSEL37 = crate::Reg<u32, _CPUIRQSEL37>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CPUIRQSEL37;
#[doc = "`read()` method returns [cpuirqsel37::R](cpuirqsel37::R) reader structure"]
impl crate::Readable for CPUIRQSEL37 {}
#[doc = "`write(|w| ..)` method takes [cpuirqsel37::W](cpuirqsel37::W) writer structure"]
impl crate::Writable for CPUIRQSEL37 {}
#[doc = "Output Selection for CPU Interrupt 37"]
pub mod cpuirqsel37;
#[doc = "Output Selection for RFC Event 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel0](rfcsel0) module"]
pub type RFCSEL0 = crate::Reg<u32, _RFCSEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL0;
#[doc = "`read()` method returns [rfcsel0::R](rfcsel0::R) reader structure"]
impl crate::Readable for RFCSEL0 {}
#[doc = "`write(|w| ..)` method takes [rfcsel0::W](rfcsel0::W) writer structure"]
impl crate::Writable for RFCSEL0 {}
#[doc = "Output Selection for RFC Event 0"]
pub mod rfcsel0;
#[doc = "Output Selection for RFC Event 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel1](rfcsel1) module"]
pub type RFCSEL1 = crate::Reg<u32, _RFCSEL1>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL1;
#[doc = "`read()` method returns [rfcsel1::R](rfcsel1::R) reader structure"]
impl crate::Readable for RFCSEL1 {}
#[doc = "`write(|w| ..)` method takes [rfcsel1::W](rfcsel1::W) writer structure"]
impl crate::Writable for RFCSEL1 {}
#[doc = "Output Selection for RFC Event 1"]
pub mod rfcsel1;
#[doc = "Output Selection for RFC Event 2\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel2](rfcsel2) module"]
pub type RFCSEL2 = crate::Reg<u32, _RFCSEL2>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL2;
#[doc = "`read()` method returns [rfcsel2::R](rfcsel2::R) reader structure"]
impl crate::Readable for RFCSEL2 {}
#[doc = "`write(|w| ..)` method takes [rfcsel2::W](rfcsel2::W) writer structure"]
impl crate::Writable for RFCSEL2 {}
#[doc = "Output Selection for RFC Event 2"]
pub mod rfcsel2;
#[doc = "Output Selection for RFC Event 3\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel3](rfcsel3) module"]
pub type RFCSEL3 = crate::Reg<u32, _RFCSEL3>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL3;
#[doc = "`read()` method returns [rfcsel3::R](rfcsel3::R) reader structure"]
impl crate::Readable for RFCSEL3 {}
#[doc = "`write(|w| ..)` method takes [rfcsel3::W](rfcsel3::W) writer structure"]
impl crate::Writable for RFCSEL3 {}
#[doc = "Output Selection for RFC Event 3"]
pub mod rfcsel3;
#[doc = "Output Selection for RFC Event 4\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel4](rfcsel4) module"]
pub type RFCSEL4 = crate::Reg<u32, _RFCSEL4>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL4;
#[doc = "`read()` method returns [rfcsel4::R](rfcsel4::R) reader structure"]
impl crate::Readable for RFCSEL4 {}
#[doc = "`write(|w| ..)` method takes [rfcsel4::W](rfcsel4::W) writer structure"]
impl crate::Writable for RFCSEL4 {}
#[doc = "Output Selection for RFC Event 4"]
pub mod rfcsel4;
#[doc = "Output Selection for RFC Event 5\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel5](rfcsel5) module"]
pub type RFCSEL5 = crate::Reg<u32, _RFCSEL5>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL5;
#[doc = "`read()` method returns [rfcsel5::R](rfcsel5::R) reader structure"]
impl crate::Readable for RFCSEL5 {}
#[doc = "`write(|w| ..)` method takes [rfcsel5::W](rfcsel5::W) writer structure"]
impl crate::Writable for RFCSEL5 {}
#[doc = "Output Selection for RFC Event 5"]
pub mod rfcsel5;
#[doc = "Output Selection for RFC Event 6\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel6](rfcsel6) module"]
pub type RFCSEL6 = crate::Reg<u32, _RFCSEL6>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL6;
#[doc = "`read()` method returns [rfcsel6::R](rfcsel6::R) reader structure"]
impl crate::Readable for RFCSEL6 {}
#[doc = "`write(|w| ..)` method takes [rfcsel6::W](rfcsel6::W) writer structure"]
impl crate::Writable for RFCSEL6 {}
#[doc = "Output Selection for RFC Event 6"]
pub mod rfcsel6;
#[doc = "Output Selection for RFC Event 7\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel7](rfcsel7) module"]
pub type RFCSEL7 = crate::Reg<u32, _RFCSEL7>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL7;
#[doc = "`read()` method returns [rfcsel7::R](rfcsel7::R) reader structure"]
impl crate::Readable for RFCSEL7 {}
#[doc = "`write(|w| ..)` method takes [rfcsel7::W](rfcsel7::W) writer structure"]
impl crate::Writable for RFCSEL7 {}
#[doc = "Output Selection for RFC Event 7"]
pub mod rfcsel7;
#[doc = "Output Selection for RFC Event 8\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel8](rfcsel8) module"]
pub type RFCSEL8 = crate::Reg<u32, _RFCSEL8>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL8;
#[doc = "`read()` method returns [rfcsel8::R](rfcsel8::R) reader structure"]
impl crate::Readable for RFCSEL8 {}
#[doc = "`write(|w| ..)` method takes [rfcsel8::W](rfcsel8::W) writer structure"]
impl crate::Writable for RFCSEL8 {}
#[doc = "Output Selection for RFC Event 8"]
pub mod rfcsel8;
#[doc = "Output Selection for RFC Event 9\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rfcsel9](rfcsel9) module"]
pub type RFCSEL9 = crate::Reg<u32, _RFCSEL9>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _RFCSEL9;
#[doc = "`read()` method returns [rfcsel9::R](rfcsel9::R) reader structure"]
impl crate::Readable for RFCSEL9 {}
#[doc = "`write(|w| ..)` method takes [rfcsel9::W](rfcsel9::W) writer structure"]
impl crate::Writable for RFCSEL9 {}
#[doc = "Output Selection for RFC Event 9"]
pub mod rfcsel9;
#[doc = "Output Selection for GPT0 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt0acaptsel](gpt0acaptsel) module"]
pub type GPT0ACAPTSEL = crate::Reg<u32, _GPT0ACAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT0ACAPTSEL;
#[doc = "`read()` method returns [gpt0acaptsel::R](gpt0acaptsel::R) reader structure"]
impl crate::Readable for GPT0ACAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt0acaptsel::W](gpt0acaptsel::W) writer structure"]
impl crate::Writable for GPT0ACAPTSEL {}
#[doc = "Output Selection for GPT0 0"]
pub mod gpt0acaptsel;
#[doc = "Output Selection for GPT0 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt0bcaptsel](gpt0bcaptsel) module"]
pub type GPT0BCAPTSEL = crate::Reg<u32, _GPT0BCAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT0BCAPTSEL;
#[doc = "`read()` method returns [gpt0bcaptsel::R](gpt0bcaptsel::R) reader structure"]
impl crate::Readable for GPT0BCAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt0bcaptsel::W](gpt0bcaptsel::W) writer structure"]
impl crate::Writable for GPT0BCAPTSEL {}
#[doc = "Output Selection for GPT0 1"]
pub mod gpt0bcaptsel;
#[doc = "Output Selection for GPT1 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt1acaptsel](gpt1acaptsel) module"]
pub type GPT1ACAPTSEL = crate::Reg<u32, _GPT1ACAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT1ACAPTSEL;
#[doc = "`read()` method returns [gpt1acaptsel::R](gpt1acaptsel::R) reader structure"]
impl crate::Readable for GPT1ACAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt1acaptsel::W](gpt1acaptsel::W) writer structure"]
impl crate::Writable for GPT1ACAPTSEL {}
#[doc = "Output Selection for GPT1 0"]
pub mod gpt1acaptsel;
#[doc = "Output Selection for GPT1 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt1bcaptsel](gpt1bcaptsel) module"]
pub type GPT1BCAPTSEL = crate::Reg<u32, _GPT1BCAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT1BCAPTSEL;
#[doc = "`read()` method returns [gpt1bcaptsel::R](gpt1bcaptsel::R) reader structure"]
impl crate::Readable for GPT1BCAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt1bcaptsel::W](gpt1bcaptsel::W) writer structure"]
impl crate::Writable for GPT1BCAPTSEL {}
#[doc = "Output Selection for GPT1 1"]
pub mod gpt1bcaptsel;
#[doc = "Output Selection for GPT2 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt2acaptsel](gpt2acaptsel) module"]
pub type GPT2ACAPTSEL = crate::Reg<u32, _GPT2ACAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT2ACAPTSEL;
#[doc = "`read()` method returns [gpt2acaptsel::R](gpt2acaptsel::R) reader structure"]
impl crate::Readable for GPT2ACAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt2acaptsel::W](gpt2acaptsel::W) writer structure"]
impl crate::Writable for GPT2ACAPTSEL {}
#[doc = "Output Selection for GPT2 0"]
pub mod gpt2acaptsel;
#[doc = "Output Selection for GPT2 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt2bcaptsel](gpt2bcaptsel) module"]
pub type GPT2BCAPTSEL = crate::Reg<u32, _GPT2BCAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT2BCAPTSEL;
#[doc = "`read()` method returns [gpt2bcaptsel::R](gpt2bcaptsel::R) reader structure"]
impl crate::Readable for GPT2BCAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt2bcaptsel::W](gpt2bcaptsel::W) writer structure"]
impl crate::Writable for GPT2BCAPTSEL {}
#[doc = "Output Selection for GPT2 1"]
pub mod gpt2bcaptsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach0ssel](udmach0ssel) module"]
pub type UDMACH0SSEL = crate::Reg<u32, _UDMACH0SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH0SSEL;
#[doc = "`read()` method returns [udmach0ssel::R](udmach0ssel::R) reader structure"]
impl crate::Readable for UDMACH0SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach0ssel::W](udmach0ssel::W) writer structure"]
impl crate::Writable for UDMACH0SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach0ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach0bsel](udmach0bsel) module"]
pub type UDMACH0BSEL = crate::Reg<u32, _UDMACH0BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH0BSEL;
#[doc = "`read()` method returns [udmach0bsel::R](udmach0bsel::R) reader structure"]
impl crate::Readable for UDMACH0BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach0bsel::W](udmach0bsel::W) writer structure"]
impl crate::Writable for UDMACH0BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach0bsel;
#[doc = "Output Selection for DMA Channel 1 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach1ssel](udmach1ssel) module"]
pub type UDMACH1SSEL = crate::Reg<u32, _UDMACH1SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH1SSEL;
#[doc = "`read()` method returns [udmach1ssel::R](udmach1ssel::R) reader structure"]
impl crate::Readable for UDMACH1SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach1ssel::W](udmach1ssel::W) writer structure"]
impl crate::Writable for UDMACH1SSEL {}
#[doc = "Output Selection for DMA Channel 1 SREQ"]
pub mod udmach1ssel;
#[doc = "Output Selection for DMA Channel 1 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach1bsel](udmach1bsel) module"]
pub type UDMACH1BSEL = crate::Reg<u32, _UDMACH1BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH1BSEL;
#[doc = "`read()` method returns [udmach1bsel::R](udmach1bsel::R) reader structure"]
impl crate::Readable for UDMACH1BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach1bsel::W](udmach1bsel::W) writer structure"]
impl crate::Writable for UDMACH1BSEL {}
#[doc = "Output Selection for DMA Channel 1 REQ"]
pub mod udmach1bsel;
#[doc = "Output Selection for DMA Channel 2 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach2ssel](udmach2ssel) module"]
pub type UDMACH2SSEL = crate::Reg<u32, _UDMACH2SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH2SSEL;
#[doc = "`read()` method returns [udmach2ssel::R](udmach2ssel::R) reader structure"]
impl crate::Readable for UDMACH2SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach2ssel::W](udmach2ssel::W) writer structure"]
impl crate::Writable for UDMACH2SSEL {}
#[doc = "Output Selection for DMA Channel 2 SREQ"]
pub mod udmach2ssel;
#[doc = "Output Selection for DMA Channel 2 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach2bsel](udmach2bsel) module"]
pub type UDMACH2BSEL = crate::Reg<u32, _UDMACH2BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH2BSEL;
#[doc = "`read()` method returns [udmach2bsel::R](udmach2bsel::R) reader structure"]
impl crate::Readable for UDMACH2BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach2bsel::W](udmach2bsel::W) writer structure"]
impl crate::Writable for UDMACH2BSEL {}
#[doc = "Output Selection for DMA Channel 2 REQ"]
pub mod udmach2bsel;
#[doc = "Output Selection for DMA Channel 3 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach3ssel](udmach3ssel) module"]
pub type UDMACH3SSEL = crate::Reg<u32, _UDMACH3SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH3SSEL;
#[doc = "`read()` method returns [udmach3ssel::R](udmach3ssel::R) reader structure"]
impl crate::Readable for UDMACH3SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach3ssel::W](udmach3ssel::W) writer structure"]
impl crate::Writable for UDMACH3SSEL {}
#[doc = "Output Selection for DMA Channel 3 SREQ"]
pub mod udmach3ssel;
#[doc = "Output Selection for DMA Channel 3 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach3bsel](udmach3bsel) module"]
pub type UDMACH3BSEL = crate::Reg<u32, _UDMACH3BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH3BSEL;
#[doc = "`read()` method returns [udmach3bsel::R](udmach3bsel::R) reader structure"]
impl crate::Readable for UDMACH3BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach3bsel::W](udmach3bsel::W) writer structure"]
impl crate::Writable for UDMACH3BSEL {}
#[doc = "Output Selection for DMA Channel 3 REQ"]
pub mod udmach3bsel;
#[doc = "Output Selection for DMA Channel 4 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach4ssel](udmach4ssel) module"]
pub type UDMACH4SSEL = crate::Reg<u32, _UDMACH4SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH4SSEL;
#[doc = "`read()` method returns [udmach4ssel::R](udmach4ssel::R) reader structure"]
impl crate::Readable for UDMACH4SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach4ssel::W](udmach4ssel::W) writer structure"]
impl crate::Writable for UDMACH4SSEL {}
#[doc = "Output Selection for DMA Channel 4 SREQ"]
pub mod udmach4ssel;
#[doc = "Output Selection for DMA Channel 4 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach4bsel](udmach4bsel) module"]
pub type UDMACH4BSEL = crate::Reg<u32, _UDMACH4BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH4BSEL;
#[doc = "`read()` method returns [udmach4bsel::R](udmach4bsel::R) reader structure"]
impl crate::Readable for UDMACH4BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach4bsel::W](udmach4bsel::W) writer structure"]
impl crate::Writable for UDMACH4BSEL {}
#[doc = "Output Selection for DMA Channel 4 REQ"]
pub mod udmach4bsel;
#[doc = "Output Selection for DMA Channel 5 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach5ssel](udmach5ssel) module"]
pub type UDMACH5SSEL = crate::Reg<u32, _UDMACH5SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH5SSEL;
#[doc = "`read()` method returns [udmach5ssel::R](udmach5ssel::R) reader structure"]
impl crate::Readable for UDMACH5SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach5ssel::W](udmach5ssel::W) writer structure"]
impl crate::Writable for UDMACH5SSEL {}
#[doc = "Output Selection for DMA Channel 5 SREQ"]
pub mod udmach5ssel;
#[doc = "Output Selection for DMA Channel 5 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach5bsel](udmach5bsel) module"]
pub type UDMACH5BSEL = crate::Reg<u32, _UDMACH5BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH5BSEL;
#[doc = "`read()` method returns [udmach5bsel::R](udmach5bsel::R) reader structure"]
impl crate::Readable for UDMACH5BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach5bsel::W](udmach5bsel::W) writer structure"]
impl crate::Writable for UDMACH5BSEL {}
#[doc = "Output Selection for DMA Channel 5 REQ"]
pub mod udmach5bsel;
#[doc = "Output Selection for DMA Channel 6 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach6ssel](udmach6ssel) module"]
pub type UDMACH6SSEL = crate::Reg<u32, _UDMACH6SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH6SSEL;
#[doc = "`read()` method returns [udmach6ssel::R](udmach6ssel::R) reader structure"]
impl crate::Readable for UDMACH6SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach6ssel::W](udmach6ssel::W) writer structure"]
impl crate::Writable for UDMACH6SSEL {}
#[doc = "Output Selection for DMA Channel 6 SREQ"]
pub mod udmach6ssel;
#[doc = "Output Selection for DMA Channel 6 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach6bsel](udmach6bsel) module"]
pub type UDMACH6BSEL = crate::Reg<u32, _UDMACH6BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH6BSEL;
#[doc = "`read()` method returns [udmach6bsel::R](udmach6bsel::R) reader structure"]
impl crate::Readable for UDMACH6BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach6bsel::W](udmach6bsel::W) writer structure"]
impl crate::Writable for UDMACH6BSEL {}
#[doc = "Output Selection for DMA Channel 6 REQ"]
pub mod udmach6bsel;
#[doc = "Output Selection for DMA Channel 7 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach7ssel](udmach7ssel) module"]
pub type UDMACH7SSEL = crate::Reg<u32, _UDMACH7SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH7SSEL;
#[doc = "`read()` method returns [udmach7ssel::R](udmach7ssel::R) reader structure"]
impl crate::Readable for UDMACH7SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach7ssel::W](udmach7ssel::W) writer structure"]
impl crate::Writable for UDMACH7SSEL {}
#[doc = "Output Selection for DMA Channel 7 SREQ"]
pub mod udmach7ssel;
#[doc = "Output Selection for DMA Channel 7 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach7bsel](udmach7bsel) module"]
pub type UDMACH7BSEL = crate::Reg<u32, _UDMACH7BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH7BSEL;
#[doc = "`read()` method returns [udmach7bsel::R](udmach7bsel::R) reader structure"]
impl crate::Readable for UDMACH7BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach7bsel::W](udmach7bsel::W) writer structure"]
impl crate::Writable for UDMACH7BSEL {}
#[doc = "Output Selection for DMA Channel 7 REQ"]
pub mod udmach7bsel;
#[doc = "Output Selection for DMA Channel 8 SREQ Single request is ignored for this channel\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach8ssel](udmach8ssel) module"]
pub type UDMACH8SSEL = crate::Reg<u32, _UDMACH8SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH8SSEL;
#[doc = "`read()` method returns [udmach8ssel::R](udmach8ssel::R) reader structure"]
impl crate::Readable for UDMACH8SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach8ssel::W](udmach8ssel::W) writer structure"]
impl crate::Writable for UDMACH8SSEL {}
#[doc = "Output Selection for DMA Channel 8 SREQ Single request is ignored for this channel"]
pub mod udmach8ssel;
#[doc = "Output Selection for DMA Channel 8 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach8bsel](udmach8bsel) module"]
pub type UDMACH8BSEL = crate::Reg<u32, _UDMACH8BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH8BSEL;
#[doc = "`read()` method returns [udmach8bsel::R](udmach8bsel::R) reader structure"]
impl crate::Readable for UDMACH8BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach8bsel::W](udmach8bsel::W) writer structure"]
impl crate::Writable for UDMACH8BSEL {}
#[doc = "Output Selection for DMA Channel 8 REQ"]
pub mod udmach8bsel;
#[doc = "Output Selection for DMA Channel 9 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach9ssel](udmach9ssel) module"]
pub type UDMACH9SSEL = crate::Reg<u32, _UDMACH9SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH9SSEL;
#[doc = "`read()` method returns [udmach9ssel::R](udmach9ssel::R) reader structure"]
impl crate::Readable for UDMACH9SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach9ssel::W](udmach9ssel::W) writer structure"]
impl crate::Writable for UDMACH9SSEL {}
#[doc = "Output Selection for DMA Channel 9 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS"]
pub mod udmach9ssel;
#[doc = "Output Selection for DMA Channel 9 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach9bsel](udmach9bsel) module"]
pub type UDMACH9BSEL = crate::Reg<u32, _UDMACH9BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH9BSEL;
#[doc = "`read()` method returns [udmach9bsel::R](udmach9bsel::R) reader structure"]
impl crate::Readable for UDMACH9BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach9bsel::W](udmach9bsel::W) writer structure"]
impl crate::Writable for UDMACH9BSEL {}
#[doc = "Output Selection for DMA Channel 9 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMAARIS"]
pub mod udmach9bsel;
#[doc = "Output Selection for DMA Channel 10 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach10ssel](udmach10ssel) module"]
pub type UDMACH10SSEL = crate::Reg<u32, _UDMACH10SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH10SSEL;
#[doc = "`read()` method returns [udmach10ssel::R](udmach10ssel::R) reader structure"]
impl crate::Readable for UDMACH10SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach10ssel::W](udmach10ssel::W) writer structure"]
impl crate::Writable for UDMACH10SSEL {}
#[doc = "Output Selection for DMA Channel 10 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS"]
pub mod udmach10ssel;
#[doc = "Output Selection for DMA Channel 10 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach10bsel](udmach10bsel) module"]
pub type UDMACH10BSEL = crate::Reg<u32, _UDMACH10BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH10BSEL;
#[doc = "`read()` method returns [udmach10bsel::R](udmach10bsel::R) reader structure"]
impl crate::Readable for UDMACH10BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach10bsel::W](udmach10bsel::W) writer structure"]
impl crate::Writable for UDMACH10BSEL {}
#[doc = "Output Selection for DMA Channel 10 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0 as GPT0:RIS.DMABRIS"]
pub mod udmach10bsel;
#[doc = "Output Selection for DMA Channel 11 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach11ssel](udmach11ssel) module"]
pub type UDMACH11SSEL = crate::Reg<u32, _UDMACH11SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH11SSEL;
#[doc = "`read()` method returns [udmach11ssel::R](udmach11ssel::R) reader structure"]
impl crate::Readable for UDMACH11SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach11ssel::W](udmach11ssel::W) writer structure"]
impl crate::Writable for UDMACH11SSEL {}
#[doc = "Output Selection for DMA Channel 11 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS"]
pub mod udmach11ssel;
#[doc = "Output Selection for DMA Channel 11 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach11bsel](udmach11bsel) module"]
pub type UDMACH11BSEL = crate::Reg<u32, _UDMACH11BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH11BSEL;
#[doc = "`read()` method returns [udmach11bsel::R](udmach11bsel::R) reader structure"]
impl crate::Readable for UDMACH11BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach11bsel::W](udmach11bsel::W) writer structure"]
impl crate::Writable for UDMACH11BSEL {}
#[doc = "Output Selection for DMA Channel 11 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMAARIS"]
pub mod udmach11bsel;
#[doc = "Output Selection for DMA Channel 12 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach12ssel](udmach12ssel) module"]
pub type UDMACH12SSEL = crate::Reg<u32, _UDMACH12SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH12SSEL;
#[doc = "`read()` method returns [udmach12ssel::R](udmach12ssel::R) reader structure"]
impl crate::Readable for UDMACH12SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach12ssel::W](udmach12ssel::W) writer structure"]
impl crate::Writable for UDMACH12SSEL {}
#[doc = "Output Selection for DMA Channel 12 SREQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS"]
pub mod udmach12ssel;
#[doc = "Output Selection for DMA Channel 12 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach12bsel](udmach12bsel) module"]
pub type UDMACH12BSEL = crate::Reg<u32, _UDMACH12BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH12BSEL;
#[doc = "`read()` method returns [udmach12bsel::R](udmach12bsel::R) reader structure"]
impl crate::Readable for UDMACH12BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach12bsel::W](udmach12bsel::W) writer structure"]
impl crate::Writable for UDMACH12BSEL {}
#[doc = "Output Selection for DMA Channel 12 REQ DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1 as GPT1:RIS.DMABRIS"]
pub mod udmach12bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach13ssel](udmach13ssel) module"]
pub type UDMACH13SSEL = crate::Reg<u32, _UDMACH13SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH13SSEL;
#[doc = "`read()` method returns [udmach13ssel::R](udmach13ssel::R) reader structure"]
impl crate::Readable for UDMACH13SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach13ssel::W](udmach13ssel::W) writer structure"]
impl crate::Writable for UDMACH13SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach13ssel;
#[doc = "Output Selection for DMA Channel 13 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach13bsel](udmach13bsel) module"]
pub type UDMACH13BSEL = crate::Reg<u32, _UDMACH13BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH13BSEL;
#[doc = "`read()` method returns [udmach13bsel::R](udmach13bsel::R) reader structure"]
impl crate::Readable for UDMACH13BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach13bsel::W](udmach13bsel::W) writer structure"]
impl crate::Writable for UDMACH13BSEL {}
#[doc = "Output Selection for DMA Channel 13 REQ"]
pub mod udmach13bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach14ssel](udmach14ssel) module"]
pub type UDMACH14SSEL = crate::Reg<u32, _UDMACH14SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH14SSEL;
#[doc = "`read()` method returns [udmach14ssel::R](udmach14ssel::R) reader structure"]
impl crate::Readable for UDMACH14SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach14ssel::W](udmach14ssel::W) writer structure"]
impl crate::Writable for UDMACH14SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach14ssel;
#[doc = "Output Selection for DMA Channel 14 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach14bsel](udmach14bsel) module"]
pub type UDMACH14BSEL = crate::Reg<u32, _UDMACH14BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH14BSEL;
#[doc = "`read()` method returns [udmach14bsel::R](udmach14bsel::R) reader structure"]
impl crate::Readable for UDMACH14BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach14bsel::W](udmach14bsel::W) writer structure"]
impl crate::Writable for UDMACH14BSEL {}
#[doc = "Output Selection for DMA Channel 14 REQ"]
pub mod udmach14bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach15ssel](udmach15ssel) module"]
pub type UDMACH15SSEL = crate::Reg<u32, _UDMACH15SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH15SSEL;
#[doc = "`read()` method returns [udmach15ssel::R](udmach15ssel::R) reader structure"]
impl crate::Readable for UDMACH15SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach15ssel::W](udmach15ssel::W) writer structure"]
impl crate::Writable for UDMACH15SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach15ssel;
#[doc = "Output Selection for DMA Channel 15 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach15bsel](udmach15bsel) module"]
pub type UDMACH15BSEL = crate::Reg<u32, _UDMACH15BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH15BSEL;
#[doc = "`read()` method returns [udmach15bsel::R](udmach15bsel::R) reader structure"]
impl crate::Readable for UDMACH15BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach15bsel::W](udmach15bsel::W) writer structure"]
impl crate::Writable for UDMACH15BSEL {}
#[doc = "Output Selection for DMA Channel 15 REQ"]
pub mod udmach15bsel;
#[doc = "Output Selection for DMA Channel 16 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach16ssel](udmach16ssel) module"]
pub type UDMACH16SSEL = crate::Reg<u32, _UDMACH16SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH16SSEL;
#[doc = "`read()` method returns [udmach16ssel::R](udmach16ssel::R) reader structure"]
impl crate::Readable for UDMACH16SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach16ssel::W](udmach16ssel::W) writer structure"]
impl crate::Writable for UDMACH16SSEL {}
#[doc = "Output Selection for DMA Channel 16 SREQ"]
pub mod udmach16ssel;
#[doc = "Output Selection for DMA Channel 16 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach16bsel](udmach16bsel) module"]
pub type UDMACH16BSEL = crate::Reg<u32, _UDMACH16BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH16BSEL;
#[doc = "`read()` method returns [udmach16bsel::R](udmach16bsel::R) reader structure"]
impl crate::Readable for UDMACH16BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach16bsel::W](udmach16bsel::W) writer structure"]
impl crate::Writable for UDMACH16BSEL {}
#[doc = "Output Selection for DMA Channel 16 REQ"]
pub mod udmach16bsel;
#[doc = "Output Selection for DMA Channel 17 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach17ssel](udmach17ssel) module"]
pub type UDMACH17SSEL = crate::Reg<u32, _UDMACH17SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH17SSEL;
#[doc = "`read()` method returns [udmach17ssel::R](udmach17ssel::R) reader structure"]
impl crate::Readable for UDMACH17SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach17ssel::W](udmach17ssel::W) writer structure"]
impl crate::Writable for UDMACH17SSEL {}
#[doc = "Output Selection for DMA Channel 17 SREQ"]
pub mod udmach17ssel;
#[doc = "Output Selection for DMA Channel 17 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach17bsel](udmach17bsel) module"]
pub type UDMACH17BSEL = crate::Reg<u32, _UDMACH17BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH17BSEL;
#[doc = "`read()` method returns [udmach17bsel::R](udmach17bsel::R) reader structure"]
impl crate::Readable for UDMACH17BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach17bsel::W](udmach17bsel::W) writer structure"]
impl crate::Writable for UDMACH17BSEL {}
#[doc = "Output Selection for DMA Channel 17 REQ"]
pub mod udmach17bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach18ssel](udmach18ssel) module"]
pub type UDMACH18SSEL = crate::Reg<u32, _UDMACH18SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH18SSEL;
#[doc = "`read()` method returns [udmach18ssel::R](udmach18ssel::R) reader structure"]
impl crate::Readable for UDMACH18SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach18ssel::W](udmach18ssel::W) writer structure"]
impl crate::Writable for UDMACH18SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach18ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach18bsel](udmach18bsel) module"]
pub type UDMACH18BSEL = crate::Reg<u32, _UDMACH18BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH18BSEL;
#[doc = "`read()` method returns [udmach18bsel::R](udmach18bsel::R) reader structure"]
impl crate::Readable for UDMACH18BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach18bsel::W](udmach18bsel::W) writer structure"]
impl crate::Writable for UDMACH18BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach18bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach19ssel](udmach19ssel) module"]
pub type UDMACH19SSEL = crate::Reg<u32, _UDMACH19SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH19SSEL;
#[doc = "`read()` method returns [udmach19ssel::R](udmach19ssel::R) reader structure"]
impl crate::Readable for UDMACH19SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach19ssel::W](udmach19ssel::W) writer structure"]
impl crate::Writable for UDMACH19SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach19ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach19bsel](udmach19bsel) module"]
pub type UDMACH19BSEL = crate::Reg<u32, _UDMACH19BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH19BSEL;
#[doc = "`read()` method returns [udmach19bsel::R](udmach19bsel::R) reader structure"]
impl crate::Readable for UDMACH19BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach19bsel::W](udmach19bsel::W) writer structure"]
impl crate::Writable for UDMACH19BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach19bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach20ssel](udmach20ssel) module"]
pub type UDMACH20SSEL = crate::Reg<u32, _UDMACH20SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH20SSEL;
#[doc = "`read()` method returns [udmach20ssel::R](udmach20ssel::R) reader structure"]
impl crate::Readable for UDMACH20SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach20ssel::W](udmach20ssel::W) writer structure"]
impl crate::Writable for UDMACH20SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach20ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach20bsel](udmach20bsel) module"]
pub type UDMACH20BSEL = crate::Reg<u32, _UDMACH20BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH20BSEL;
#[doc = "`read()` method returns [udmach20bsel::R](udmach20bsel::R) reader structure"]
impl crate::Readable for UDMACH20BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach20bsel::W](udmach20bsel::W) writer structure"]
impl crate::Writable for UDMACH20BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach20bsel;
#[doc = "Output Selection for DMA Channel 21 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach21ssel](udmach21ssel) module"]
pub type UDMACH21SSEL = crate::Reg<u32, _UDMACH21SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH21SSEL;
#[doc = "`read()` method returns [udmach21ssel::R](udmach21ssel::R) reader structure"]
impl crate::Readable for UDMACH21SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach21ssel::W](udmach21ssel::W) writer structure"]
impl crate::Writable for UDMACH21SSEL {}
#[doc = "Output Selection for DMA Channel 21 SREQ"]
pub mod udmach21ssel;
#[doc = "Output Selection for DMA Channel 21 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach21bsel](udmach21bsel) module"]
pub type UDMACH21BSEL = crate::Reg<u32, _UDMACH21BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH21BSEL;
#[doc = "`read()` method returns [udmach21bsel::R](udmach21bsel::R) reader structure"]
impl crate::Readable for UDMACH21BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach21bsel::W](udmach21bsel::W) writer structure"]
impl crate::Writable for UDMACH21BSEL {}
#[doc = "Output Selection for DMA Channel 21 REQ"]
pub mod udmach21bsel;
#[doc = "Output Selection for DMA Channel 22 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach22ssel](udmach22ssel) module"]
pub type UDMACH22SSEL = crate::Reg<u32, _UDMACH22SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH22SSEL;
#[doc = "`read()` method returns [udmach22ssel::R](udmach22ssel::R) reader structure"]
impl crate::Readable for UDMACH22SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach22ssel::W](udmach22ssel::W) writer structure"]
impl crate::Writable for UDMACH22SSEL {}
#[doc = "Output Selection for DMA Channel 22 SREQ"]
pub mod udmach22ssel;
#[doc = "Output Selection for DMA Channel 22 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach22bsel](udmach22bsel) module"]
pub type UDMACH22BSEL = crate::Reg<u32, _UDMACH22BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH22BSEL;
#[doc = "`read()` method returns [udmach22bsel::R](udmach22bsel::R) reader structure"]
impl crate::Readable for UDMACH22BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach22bsel::W](udmach22bsel::W) writer structure"]
impl crate::Writable for UDMACH22BSEL {}
#[doc = "Output Selection for DMA Channel 22 REQ"]
pub mod udmach22bsel;
#[doc = "Output Selection for DMA Channel 23 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach23ssel](udmach23ssel) module"]
pub type UDMACH23SSEL = crate::Reg<u32, _UDMACH23SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH23SSEL;
#[doc = "`read()` method returns [udmach23ssel::R](udmach23ssel::R) reader structure"]
impl crate::Readable for UDMACH23SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach23ssel::W](udmach23ssel::W) writer structure"]
impl crate::Writable for UDMACH23SSEL {}
#[doc = "Output Selection for DMA Channel 23 SREQ"]
pub mod udmach23ssel;
#[doc = "Output Selection for DMA Channel 23 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach23bsel](udmach23bsel) module"]
pub type UDMACH23BSEL = crate::Reg<u32, _UDMACH23BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH23BSEL;
#[doc = "`read()` method returns [udmach23bsel::R](udmach23bsel::R) reader structure"]
impl crate::Readable for UDMACH23BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach23bsel::W](udmach23bsel::W) writer structure"]
impl crate::Writable for UDMACH23BSEL {}
#[doc = "Output Selection for DMA Channel 23 REQ"]
pub mod udmach23bsel;
#[doc = "Output Selection for DMA Channel 24 SREQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach24ssel](udmach24ssel) module"]
pub type UDMACH24SSEL = crate::Reg<u32, _UDMACH24SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH24SSEL;
#[doc = "`read()` method returns [udmach24ssel::R](udmach24ssel::R) reader structure"]
impl crate::Readable for UDMACH24SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach24ssel::W](udmach24ssel::W) writer structure"]
impl crate::Writable for UDMACH24SSEL {}
#[doc = "Output Selection for DMA Channel 24 SREQ"]
pub mod udmach24ssel;
#[doc = "Output Selection for DMA Channel 24 REQ\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach24bsel](udmach24bsel) module"]
pub type UDMACH24BSEL = crate::Reg<u32, _UDMACH24BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH24BSEL;
#[doc = "`read()` method returns [udmach24bsel::R](udmach24bsel::R) reader structure"]
impl crate::Readable for UDMACH24BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach24bsel::W](udmach24bsel::W) writer structure"]
impl crate::Writable for UDMACH24BSEL {}
#[doc = "Output Selection for DMA Channel 24 REQ"]
pub mod udmach24bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach25ssel](udmach25ssel) module"]
pub type UDMACH25SSEL = crate::Reg<u32, _UDMACH25SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH25SSEL;
#[doc = "`read()` method returns [udmach25ssel::R](udmach25ssel::R) reader structure"]
impl crate::Readable for UDMACH25SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach25ssel::W](udmach25ssel::W) writer structure"]
impl crate::Writable for UDMACH25SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach25ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach25bsel](udmach25bsel) module"]
pub type UDMACH25BSEL = crate::Reg<u32, _UDMACH25BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH25BSEL;
#[doc = "`read()` method returns [udmach25bsel::R](udmach25bsel::R) reader structure"]
impl crate::Readable for UDMACH25BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach25bsel::W](udmach25bsel::W) writer structure"]
impl crate::Writable for UDMACH25BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach25bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach26ssel](udmach26ssel) module"]
pub type UDMACH26SSEL = crate::Reg<u32, _UDMACH26SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH26SSEL;
#[doc = "`read()` method returns [udmach26ssel::R](udmach26ssel::R) reader structure"]
impl crate::Readable for UDMACH26SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach26ssel::W](udmach26ssel::W) writer structure"]
impl crate::Writable for UDMACH26SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach26ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach26bsel](udmach26bsel) module"]
pub type UDMACH26BSEL = crate::Reg<u32, _UDMACH26BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH26BSEL;
#[doc = "`read()` method returns [udmach26bsel::R](udmach26bsel::R) reader structure"]
impl crate::Readable for UDMACH26BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach26bsel::W](udmach26bsel::W) writer structure"]
impl crate::Writable for UDMACH26BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach26bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach27ssel](udmach27ssel) module"]
pub type UDMACH27SSEL = crate::Reg<u32, _UDMACH27SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH27SSEL;
#[doc = "`read()` method returns [udmach27ssel::R](udmach27ssel::R) reader structure"]
impl crate::Readable for UDMACH27SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach27ssel::W](udmach27ssel::W) writer structure"]
impl crate::Writable for UDMACH27SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach27ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach27bsel](udmach27bsel) module"]
pub type UDMACH27BSEL = crate::Reg<u32, _UDMACH27BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH27BSEL;
#[doc = "`read()` method returns [udmach27bsel::R](udmach27bsel::R) reader structure"]
impl crate::Readable for UDMACH27BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach27bsel::W](udmach27bsel::W) writer structure"]
impl crate::Writable for UDMACH27BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach27bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach28ssel](udmach28ssel) module"]
pub type UDMACH28SSEL = crate::Reg<u32, _UDMACH28SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH28SSEL;
#[doc = "`read()` method returns [udmach28ssel::R](udmach28ssel::R) reader structure"]
impl crate::Readable for UDMACH28SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach28ssel::W](udmach28ssel::W) writer structure"]
impl crate::Writable for UDMACH28SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach28ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach28bsel](udmach28bsel) module"]
pub type UDMACH28BSEL = crate::Reg<u32, _UDMACH28BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH28BSEL;
#[doc = "`read()` method returns [udmach28bsel::R](udmach28bsel::R) reader structure"]
impl crate::Readable for UDMACH28BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach28bsel::W](udmach28bsel::W) writer structure"]
impl crate::Writable for UDMACH28BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach28bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach29ssel](udmach29ssel) module"]
pub type UDMACH29SSEL = crate::Reg<u32, _UDMACH29SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH29SSEL;
#[doc = "`read()` method returns [udmach29ssel::R](udmach29ssel::R) reader structure"]
impl crate::Readable for UDMACH29SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach29ssel::W](udmach29ssel::W) writer structure"]
impl crate::Writable for UDMACH29SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach29ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach29bsel](udmach29bsel) module"]
pub type UDMACH29BSEL = crate::Reg<u32, _UDMACH29BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH29BSEL;
#[doc = "`read()` method returns [udmach29bsel::R](udmach29bsel::R) reader structure"]
impl crate::Readable for UDMACH29BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach29bsel::W](udmach29bsel::W) writer structure"]
impl crate::Writable for UDMACH29BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach29bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach30ssel](udmach30ssel) module"]
pub type UDMACH30SSEL = crate::Reg<u32, _UDMACH30SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH30SSEL;
#[doc = "`read()` method returns [udmach30ssel::R](udmach30ssel::R) reader structure"]
impl crate::Readable for UDMACH30SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach30ssel::W](udmach30ssel::W) writer structure"]
impl crate::Writable for UDMACH30SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach30ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach30bsel](udmach30bsel) module"]
pub type UDMACH30BSEL = crate::Reg<u32, _UDMACH30BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH30BSEL;
#[doc = "`read()` method returns [udmach30bsel::R](udmach30bsel::R) reader structure"]
impl crate::Readable for UDMACH30BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach30bsel::W](udmach30bsel::W) writer structure"]
impl crate::Writable for UDMACH30BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach30bsel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach31ssel](udmach31ssel) module"]
pub type UDMACH31SSEL = crate::Reg<u32, _UDMACH31SSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH31SSEL;
#[doc = "`read()` method returns [udmach31ssel::R](udmach31ssel::R) reader structure"]
impl crate::Readable for UDMACH31SSEL {}
#[doc = "`write(|w| ..)` method takes [udmach31ssel::W](udmach31ssel::W) writer structure"]
impl crate::Writable for UDMACH31SSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach31ssel;
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [udmach31bsel](udmach31bsel) module"]
pub type UDMACH31BSEL = crate::Reg<u32, _UDMACH31BSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UDMACH31BSEL;
#[doc = "`read()` method returns [udmach31bsel::R](udmach31bsel::R) reader structure"]
impl crate::Readable for UDMACH31BSEL {}
#[doc = "`write(|w| ..)` method takes [udmach31bsel::W](udmach31bsel::W) writer structure"]
impl crate::Writable for UDMACH31BSEL {}
#[doc = "Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub mod udmach31bsel;
#[doc = "Output Selection for GPT3 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt3acaptsel](gpt3acaptsel) module"]
pub type GPT3ACAPTSEL = crate::Reg<u32, _GPT3ACAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT3ACAPTSEL;
#[doc = "`read()` method returns [gpt3acaptsel::R](gpt3acaptsel::R) reader structure"]
impl crate::Readable for GPT3ACAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt3acaptsel::W](gpt3acaptsel::W) writer structure"]
impl crate::Writable for GPT3ACAPTSEL {}
#[doc = "Output Selection for GPT3 0"]
pub mod gpt3acaptsel;
#[doc = "Output Selection for GPT3 1\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpt3bcaptsel](gpt3bcaptsel) module"]
pub type GPT3BCAPTSEL = crate::Reg<u32, _GPT3BCAPTSEL>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _GPT3BCAPTSEL;
#[doc = "`read()` method returns [gpt3bcaptsel::R](gpt3bcaptsel::R) reader structure"]
impl crate::Readable for GPT3BCAPTSEL {}
#[doc = "`write(|w| ..)` method takes [gpt3bcaptsel::W](gpt3bcaptsel::W) writer structure"]
impl crate::Writable for GPT3BCAPTSEL {}
#[doc = "Output Selection for GPT3 1"]
pub mod gpt3bcaptsel;
#[doc = "Output Selection for AUX Subscriber 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [auxsel0](auxsel0) module"]
pub type AUXSEL0 = crate::Reg<u32, _AUXSEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _AUXSEL0;
#[doc = "`read()` method returns [auxsel0::R](auxsel0::R) reader structure"]
impl crate::Readable for AUXSEL0 {}
#[doc = "`write(|w| ..)` method takes [auxsel0::W](auxsel0::W) writer structure"]
impl crate::Writable for AUXSEL0 {}
#[doc = "Output Selection for AUX Subscriber 0"]
pub mod auxsel0;
#[doc = "Output Selection for NMI Subscriber 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cm3nmisel0](cm3nmisel0) module"]
pub type CM3NMISEL0 = crate::Reg<u32, _CM3NMISEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _CM3NMISEL0;
#[doc = "`read()` method returns [cm3nmisel0::R](cm3nmisel0::R) reader structure"]
impl crate::Readable for CM3NMISEL0 {}
#[doc = "`write(|w| ..)` method takes [cm3nmisel0::W](cm3nmisel0::W) writer structure"]
impl crate::Writable for CM3NMISEL0 {}
#[doc = "Output Selection for NMI Subscriber 0"]
pub mod cm3nmisel0;
#[doc = "Output Selection for I2S Subscriber 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [i2sstmpsel0](i2sstmpsel0) module"]
pub type I2SSTMPSEL0 = crate::Reg<u32, _I2SSTMPSEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _I2SSTMPSEL0;
#[doc = "`read()` method returns [i2sstmpsel0::R](i2sstmpsel0::R) reader structure"]
impl crate::Readable for I2SSTMPSEL0 {}
#[doc = "`write(|w| ..)` method takes [i2sstmpsel0::W](i2sstmpsel0::W) writer structure"]
impl crate::Writable for I2SSTMPSEL0 {}
#[doc = "Output Selection for I2S Subscriber 0"]
pub mod i2sstmpsel0;
#[doc = "Output Selection for FRZ Subscriber The halted debug signal is passed to peripherals such as the General Purpose Timer, Sensor Controller with Digital and Analog Peripherals (AUX), Radio, and RTC. When the system CPU halts, the connected peripherals that have freeze enabled also halt. The programmable output can be set to static values of 0 or 1, and can also be set to pass the halted signal.\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [frzsel0](frzsel0) module"]
pub type FRZSEL0 = crate::Reg<u32, _FRZSEL0>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _FRZSEL0;
#[doc = "`read()` method returns [frzsel0::R](frzsel0::R) reader structure"]
impl crate::Readable for FRZSEL0 {}
#[doc = "`write(|w| ..)` method takes [frzsel0::W](frzsel0::W) writer structure"]
impl crate::Writable for FRZSEL0 {}
#[doc = "Output Selection for FRZ Subscriber The halted debug signal is passed to peripherals such as the General Purpose Timer, Sensor Controller with Digital and Analog Peripherals (AUX), Radio, and RTC. When the system CPU halts, the connected peripherals that have freeze enabled also halt. The programmable output can be set to static values of 0 or 1, and can also be set to pass the halted signal."]
pub mod frzsel0;
#[doc = "Set or Clear Software Events\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [swev](swev) module"]
pub type SWEV = crate::Reg<u32, _SWEV>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _SWEV;
#[doc = "`read()` method returns [swev::R](swev::R) reader structure"]
impl crate::Readable for SWEV {}
#[doc = "`write(|w| ..)` method takes [swev::W](swev::W) writer structure"]
impl crate::Writable for SWEV {}
#[doc = "Set or Clear Software Events"]
pub mod swev;