cc13x2 0.2.0

Peripheral Access Crate for CC13x2 MCUs.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150

#[doc = "Reader of register ACCSHIFT"]
pub type R = crate::R<u32, super::ACCSHIFT>;
#[doc = "Writer for register ACCSHIFT"]
pub type W = crate::W<u32, super::ACCSHIFT>;
#[doc = "Register ACCSHIFT `reset()`'s with value 0"]
impl crate::ResetValue for super::ACCSHIFT {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `RESERVED3`"]
pub type RESERVED3_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `RESERVED3`"]
pub struct RESERVED3_W<'a> {
    w: &'a mut W,
}
impl<'a> RESERVED3_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x1fff_ffff << 3)) | (((value as u32) & 0x1fff_ffff) << 3);
        self.w
    }
}
#[doc = "Reader of field `LSL1`"]
pub type LSL1_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `LSL1`"]
pub struct LSL1_W<'a> {
    w: &'a mut W,
}
impl<'a> LSL1_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "Reader of field `LSR1`"]
pub type LSR1_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `LSR1`"]
pub struct LSR1_W<'a> {
    w: &'a mut W,
}
impl<'a> LSR1_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
#[doc = "Reader of field `ASR1`"]
pub type ASR1_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `ASR1`"]
pub struct ASR1_W<'a> {
    w: &'a mut W,
}
impl<'a> ASR1_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bits 3:31 - 31:3\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    #[inline(always)]
    pub fn reserved3(&self) -> RESERVED3_R {
        RESERVED3_R::new(((self.bits >> 3) & 0x1fff_ffff) as u32)
    }
    #[doc = "Bit 2 - 2:2\\]
Logic shift left by 1 bit. Write 1 to shift the accumulator one bit to the left, 0 inserted at bit 0."]
    #[inline(always)]
    pub fn lsl1(&self) -> LSL1_R {
        LSL1_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Logic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, 0 inserted at bit 39."]
    #[inline(always)]
    pub fn lsr1(&self) -> LSR1_R {
        LSR1_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 0 - 0:0\\]
Arithmetic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, previous sign bit inserted at bit 39."]
    #[inline(always)]
    pub fn asr1(&self) -> ASR1_R {
        ASR1_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bits 3:31 - 31:3\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    #[inline(always)]
    pub fn reserved3(&mut self) -> RESERVED3_W {
        RESERVED3_W { w: self }
    }
    #[doc = "Bit 2 - 2:2\\]
Logic shift left by 1 bit. Write 1 to shift the accumulator one bit to the left, 0 inserted at bit 0."]
    #[inline(always)]
    pub fn lsl1(&mut self) -> LSL1_W {
        LSL1_W { w: self }
    }
    #[doc = "Bit 1 - 1:1\\]
Logic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, 0 inserted at bit 39."]
    #[inline(always)]
    pub fn lsr1(&mut self) -> LSR1_W {
        LSR1_W { w: self }
    }
    #[doc = "Bit 0 - 0:0\\]
Arithmetic shift right by 1 bit. Write 1 to shift the accumulator one bit to the right, previous sign bit inserted at bit 39."]
    #[inline(always)]
    pub fn asr1(&mut self) -> ASR1_W {
        ASR1_W { w: self }
    }
}