cc13x0_pac 0.10.3

Peripheral Access Crate for TI's cc13x0 microcontroller
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
#[doc = "Register `KEYWRITTENAREA` reader"]
pub type R = crate::R<KeywrittenareaSpec>;
#[doc = "Register `KEYWRITTENAREA` writer"]
pub type W = crate::W<KeywrittenareaSpec>;
#[doc = "0:0\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten0 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten0> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten0) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN0` reader - 0:0\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten0R = crate::BitReader<RamAreaWritten0>;
impl RamAreaWritten0R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten0 {
        match self.bits {
            true => RamAreaWritten0::Written,
            false => RamAreaWritten0::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten0::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten0::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN0` writer - 0:0\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten0W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten0>;
impl<'a, REG> RamAreaWritten0W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten0::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten0::NotWritten)
    }
}
#[doc = "1:1\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten1 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten1> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten1) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN1` reader - 1:1\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten1R = crate::BitReader<RamAreaWritten1>;
impl RamAreaWritten1R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten1 {
        match self.bits {
            true => RamAreaWritten1::Written,
            false => RamAreaWritten1::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten1::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten1::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN1` writer - 1:1\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten1W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten1>;
impl<'a, REG> RamAreaWritten1W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten1::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten1::NotWritten)
    }
}
#[doc = "2:2\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten2 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten2> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten2) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN2` reader - 2:2\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten2R = crate::BitReader<RamAreaWritten2>;
impl RamAreaWritten2R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten2 {
        match self.bits {
            true => RamAreaWritten2::Written,
            false => RamAreaWritten2::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten2::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten2::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN2` writer - 2:2\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten2W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten2>;
impl<'a, REG> RamAreaWritten2W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten2::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten2::NotWritten)
    }
}
#[doc = "3:3\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten3 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten3> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten3) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN3` reader - 3:3\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten3R = crate::BitReader<RamAreaWritten3>;
impl RamAreaWritten3R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten3 {
        match self.bits {
            true => RamAreaWritten3::Written,
            false => RamAreaWritten3::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten3::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten3::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN3` writer - 3:3\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten3W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten3>;
impl<'a, REG> RamAreaWritten3W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten3::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten3::NotWritten)
    }
}
#[doc = "4:4\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten4 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten4> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten4) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN4` reader - 4:4\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten4R = crate::BitReader<RamAreaWritten4>;
impl RamAreaWritten4R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten4 {
        match self.bits {
            true => RamAreaWritten4::Written,
            false => RamAreaWritten4::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten4::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten4::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN4` writer - 4:4\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten4W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten4>;
impl<'a, REG> RamAreaWritten4W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten4::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten4::NotWritten)
    }
}
#[doc = "5:5\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten5 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten5> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten5) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN5` reader - 5:5\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten5R = crate::BitReader<RamAreaWritten5>;
impl RamAreaWritten5R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten5 {
        match self.bits {
            true => RamAreaWritten5::Written,
            false => RamAreaWritten5::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten5::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten5::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN5` writer - 5:5\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten5W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten5>;
impl<'a, REG> RamAreaWritten5W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten5::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten5::NotWritten)
    }
}
#[doc = "6:6\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten6 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten6> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten6) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN6` reader - 6:6\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten6R = crate::BitReader<RamAreaWritten6>;
impl RamAreaWritten6R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten6 {
        match self.bits {
            true => RamAreaWritten6::Written,
            false => RamAreaWritten6::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten6::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten6::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN6` writer - 6:6\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten6W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten6>;
impl<'a, REG> RamAreaWritten6W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten6::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten6::NotWritten)
    }
}
#[doc = "7:7\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory.\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum RamAreaWritten7 {
    #[doc = "1: This RAM area is written with valid key information"]
    Written = 1,
    #[doc = "0: This RAM area is not written with valid key information"]
    NotWritten = 0,
}
impl From<RamAreaWritten7> for bool {
    #[inline(always)]
    fn from(variant: RamAreaWritten7) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Field `RAM_AREA_WRITTEN7` reader - 7:7\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten7R = crate::BitReader<RamAreaWritten7>;
impl RamAreaWritten7R {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> RamAreaWritten7 {
        match self.bits {
            true => RamAreaWritten7::Written,
            false => RamAreaWritten7::NotWritten,
        }
    }
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn is_written(&self) -> bool {
        *self == RamAreaWritten7::Written
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn is_not_written(&self) -> bool {
        *self == RamAreaWritten7::NotWritten
    }
}
#[doc = "Field `RAM_AREA_WRITTEN7` writer - 7:7\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
pub type RamAreaWritten7W<'a, REG> = crate::BitWriter<'a, REG, RamAreaWritten7>;
impl<'a, REG> RamAreaWritten7W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    #[doc = "This RAM area is written with valid key information"]
    #[inline(always)]
    pub fn written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten7::Written)
    }
    #[doc = "This RAM area is not written with valid key information"]
    #[inline(always)]
    pub fn not_written(self) -> &'a mut crate::W<REG> {
        self.variant(RamAreaWritten7::NotWritten)
    }
}
#[doc = "Field `RESERVED8` reader - 31:8\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub type Reserved8R = crate::FieldReader<u32>;
#[doc = "Field `RESERVED8` writer - 31:8\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
pub type Reserved8W<'a, REG> = crate::FieldWriter<'a, REG, 24, u32>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written0(&self) -> RamAreaWritten0R {
        RamAreaWritten0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written1(&self) -> RamAreaWritten1R {
        RamAreaWritten1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written2(&self) -> RamAreaWritten2R {
        RamAreaWritten2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written3(&self) -> RamAreaWritten3R {
        RamAreaWritten3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written4(&self) -> RamAreaWritten4R {
        RamAreaWritten4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written5(&self) -> RamAreaWritten5R {
        RamAreaWritten5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written6(&self) -> RamAreaWritten6R {
        RamAreaWritten6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    pub fn ram_area_written7(&self) -> RamAreaWritten7R {
        RamAreaWritten7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bits 8:31 - 31:8\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    #[inline(always)]
    pub fn reserved8(&self) -> Reserved8R {
        Reserved8R::new((self.bits >> 8) & 0x00ff_ffff)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written0(&mut self) -> RamAreaWritten0W<KeywrittenareaSpec> {
        RamAreaWritten0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written1(&mut self) -> RamAreaWritten1W<KeywrittenareaSpec> {
        RamAreaWritten1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written2(&mut self) -> RamAreaWritten2W<KeywrittenareaSpec> {
        RamAreaWritten2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written3(&mut self) -> RamAreaWritten3W<KeywrittenareaSpec> {
        RamAreaWritten3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written4(&mut self) -> RamAreaWritten4W<KeywrittenareaSpec> {
        RamAreaWritten4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written5(&mut self) -> RamAreaWritten5W<KeywrittenareaSpec> {
        RamAreaWritten5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written6(&mut self) -> RamAreaWritten6W<KeywrittenareaSpec> {
        RamAreaWritten6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
On read this bit returns the key area written status. This bit can be reset by writing a 1. Note: This register will be reset on a soft reset initiated by writing to DMASWRESET.RESET. After a soft reset, all keys must be rewritten to the key store memory."]
    #[inline(always)]
    #[must_use]
    pub fn ram_area_written7(&mut self) -> RamAreaWritten7W<KeywrittenareaSpec> {
        RamAreaWritten7W::new(self, 7)
    }
    #[doc = "Bits 8:31 - 31:8\\]
Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior."]
    #[inline(always)]
    #[must_use]
    pub fn reserved8(&mut self) -> Reserved8W<KeywrittenareaSpec> {
        Reserved8W::new(self, 8)
    }
}
#[doc = "Key Written Area Status This register shows which areas of the key store RAM contain valid written keys. When a new key needs to be written to the key store, on a location that is already occupied by a valid key, this key area must be cleared first. This can be done by writing this register before the new key is written to the key store memory. Attempting to write to a key area that already contains a valid key is not allowed and will result in an error.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`keywrittenarea::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`keywrittenarea::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct KeywrittenareaSpec;
impl crate::RegisterSpec for KeywrittenareaSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`keywrittenarea::R`](R) reader structure"]
impl crate::Readable for KeywrittenareaSpec {}
#[doc = "`write(|w| ..)` method takes [`keywrittenarea::W`](W) writer structure"]
impl crate::Writable for KeywrittenareaSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets KEYWRITTENAREA to value 0"]
impl crate::Resettable for KeywrittenareaSpec {
    const RESET_VALUE: u32 = 0;
}