caw_modules 0.5.0

Collection of synthesizer modules for the caw synthesizer framework
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113

use caw_builder_proc_macros::builder;
use caw_core::{Buf, Filter, GateToTrigRisingEdge, Sig, SigCtx, SigT};
use itertools::izip;
use std::{collections::VecDeque, mem};

builder! {
    #[constructor = "delay_trig"]
    #[constructor_doc = "Delay module where the signal repeats in response to a trigger"]
    #[generic_setter_type_name = "X"]
    pub struct Props {
        #[generic_with_constraint = "SigT<Item = bool>"]
        #[generic_name = "T"]
        trig: _,
        // 0 is dry signal, 1 is all delay
        #[generic_with_constraint = "SigT<Item = f32>"]
        #[generic_name = "M"]
        #[default = 0.5]
        mix_01: f32,
        // ratio of output fed back into the input
        #[generic_with_constraint = "SigT<Item = f32>"]
        #[generic_name = "F"]
        #[default = 0.5]
        feedback_ratio: f32,
    }
}

pub struct DelayTrig<S, T, M, F>
where
    S: SigT<Item = f32>,
    T: SigT<Item = bool>,
    M: SigT<Item = f32>,
    F: SigT<Item = f32>,
{
    trig: GateToTrigRisingEdge<T>,
    // 0 is dry signal, 1 is all delay
    mix_01: M,
    // ratio of output fed back into the input
    feedback_ratio: F,
    sig: S,
    ring_write: VecDeque<S::Item>,
    ring_read: VecDeque<S::Item>,
    buf: Vec<S::Item>,
}

impl<T, M, F> Filter for Props<T, M, F>
where
    T: SigT<Item = bool>,
    M: SigT<Item = f32>,
    F: SigT<Item = f32>,
{
    type ItemIn = f32;

    type Out<S>
        = DelayTrig<S, T, M, F>
    where
        S: SigT<Item = Self::ItemIn>;

    fn into_sig<S>(self, sig: S) -> Self::Out<S>
    where
        S: SigT<Item = Self::ItemIn>,
    {
        let trig = Sig(self.trig).gate_to_trig_rising_edge().0;
        DelayTrig {
            trig,
            mix_01: self.mix_01,
            feedback_ratio: self.feedback_ratio,
            sig,
            ring_write: VecDeque::new(),
            ring_read: VecDeque::new(),
            buf: Vec::new(),
        }
    }
}

impl<S, T, M, F> SigT for DelayTrig<S, T, M, F>
where
    S: SigT<Item = f32>,
    T: SigT<Item = bool>,
    M: SigT<Item = f32>,
    F: SigT<Item = f32>,
{
    type Item = S::Item;

    fn sample(&mut self, ctx: &SigCtx) -> impl Buf<Self::Item> {
        self.buf.resize_with(ctx.num_samples, Default::default);
        let sig = self.sig.sample(ctx);
        let trig = self.trig.sample(ctx);
        let mix_01 = self.mix_01.sample(ctx);
        let feedback_ratio = self.feedback_ratio.sample(ctx);
        for (out, sample, trig, mix_01, feedback_ratio) in izip! {
            self.buf.iter_mut(),
            sig.iter(),
            trig.iter(),
            mix_01.iter(),
            feedback_ratio.iter(),
        } {
            if trig {
                mem::swap(&mut self.ring_read, &mut self.ring_write);
                self.ring_write.clear();
            }
            if let Some(output) = self.ring_read.pop_front() {
                *out = output + (sample * (1.0 - mix_01));
                self.ring_write
                    .push_back((sample * mix_01) + (output * feedback_ratio));
            } else {
                *out = sample;
                self.ring_write.push_back(sample * mix_01);
            }
        }

        &self.buf
    }
}