caravel-hal 1.0.10

Hardware Abstraction Layer Crate for the Caravel management SoC.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104

use embedded_hal::delay::DelayNs;

use caravel_pac::{CaravelInterrupt, Timer0Registers};

pub struct Timer0 {
    regs: &'static Timer0Registers,
    /// Precomputed factor: ticks per nanosecond * 2^32 for fixed-point maths
    ns_to_ticks_factor: u64,
}

unsafe impl Send for Timer0 {}

impl Timer0 {
    /// Constructs the Timer0 driver.
    /// `ticks_per_s` should be the clock speed of the core, in Hertz
    #[inline]
    pub const fn new(ticks_per_s: u32) -> Self {
        // Precompute fixed-point conversion factor
        Self {
            regs: Timer0Registers::new(),
            ns_to_ticks_factor: ((ticks_per_s as u64) << 32) / 1_000_000_000,
        }
    }

    /// Enable the Timer0 interrupt source
    /// Define the ISR using the `riscv_rt::external_interrupt` attribute
    #[cfg(feature = "interrupts")]
    #[inline(always)]
    pub fn enable_interrupt(&mut self) {
        unsafe {
            riscv::interrupt::enable_interrupt(riscv::interrupt::Interrupt::MachineExternal);
            self.regs.ev_enable.modify(|x| x.with_zero(true));
        }
        CaravelInterrupt::Timer0.enable();
    }

    /// Disable the Timer0 interrupt source
    #[cfg(feature = "interrupts")]
    #[inline(always)]
    pub fn disable_interrupt(&mut self) {
        unsafe {
            self.regs.ev_enable.modify(|x| x.with_zero(false));
        }
        CaravelInterrupt::Timer0.disable();
    }

    /// Set the timer to fire periodically
    #[inline(always)]
    pub fn set_periodic(&mut self, period_ns: u32) {
        // Fast 32-bit fixed-point multiply: (ns * factor) >> 32
        let ticks = ((period_ns as u64 * self.ns_to_ticks_factor) >> 32) as u32;

        unsafe {
            // Configure timer for periodic operation
            self.regs.en.write(0);
            self.regs.load.write(ticks);
            self.regs.reload.write(ticks);
            self.regs.en.write(1);
        }
    }

    /// Disable the timer immediately
    #[inline(always)]
    pub fn disable(&mut self) {
        unsafe {
            self.regs.en.write(0);
        }
    }

    /// Check for a pending event
    #[inline(always)]
    pub fn event_pending(&self) -> bool {
        self.regs.ev_pending.read().zero()
    }

    /// Clear the pending event flag
    #[inline(always)]
    pub fn clear_event(&self) {
        unsafe {
            self.regs.ev_pending.modify(|x| x.with_zero(true));
        }
    }
}

impl DelayNs for Timer0 {
    #[inline]
    fn delay_ns(&mut self, ns: u32) {
        // Fast 32-bit fixed-point multiply: (ns * factor) >> 32
        let ticks = ((ns as u64 * self.ns_to_ticks_factor) >> 32) as u32;

        unsafe {
            // Configure timer for a single-shot countdown
            self.regs.en.write(0);
            self.regs.load.write(ticks);
            self.regs.en.write(1);

            // Loop, waiting for value to reach zero
            self.regs.update_value.write(1);
            while self.regs.value.read() > 0 {
                self.regs.update_value.write(1);
            }
        }
    }
}