1 2 3 4 5 6 7 8 9 10 11 12
//! Backend for generating synthesiable code for Xilinx FPGAs mod axi; mod axi_address_space; mod control_axi; mod fsm; mod memory_axi; mod toplevel; mod utils; mod xml; pub use toplevel::XilinxInterfaceBackend; pub use xml::XilinxXmlBackend;