bullet 0.1.2

Supersonic Math
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128

use prelude::*;
use simd::x86::avx::f32x8;
use vm::simd::{SimdAsm, Source, Instr};
use compiler::Compiler;
use vm::{Round, Cmp};
use rt::x86_64::{Writer, op, Mode, Reg};
use memmap::{Mmap, Protection};
use vm::simd::Reg as SimdReg;


pub struct Code {
    consts: Vec<f32x8>,
    code: Mmap,
    pub num_inputs: usize,
    pub num_outputs: usize,
}
impl Code {
    #[inline(always)]
    pub fn call(&self, inputs: &[f32x8], outputs: &mut [f32x8]) {
        assert_eq!(self.num_inputs, inputs.len());
        assert_eq!(self.num_outputs, outputs.len());
        
        unsafe { asm!{
            "call rax"
          : // no outputs
          : "{rdi}"(self.consts.as_ptr()),
            "{rdx}"(inputs.as_ptr()),
            "{rbx}"(outputs.as_mut_ptr()),
            "{rax}"(self.code.ptr())
          :
          : "intel"
          : "{ymm0}", "{ymm1}", "{ymm2}", "{ymm3}", "{ymm4}", "{ymm5}", "{ymm6}", "{ymm7}",
            "{ymm8}", "{ymm9}", "{ymm10}", "{ymm11}", "{ymm12}", "{ymm13}", "{ymm14}", "{ymm15}"
        } }
    }
    
    #[inline(always)]
    pub fn bench(&self, inputs: &[f32x8], outputs: &mut [f32x8], n: usize) {
        assert_eq!(self.num_inputs, inputs.len());
        assert_eq!(self.num_outputs, outputs.len());
        
        unsafe { asm!{
            "1: call rax\n loop 1b"
          : // no outputs
          : "{rdi}"(self.consts.as_ptr()),
            "{rdx}"(inputs.as_ptr()),
            "{rbx}"(outputs.as_mut_ptr()),
            "{rax}"(self.code.ptr()),
            "{rcx}"(n)
          :
          : "intel"
          : "{ymm0}", "{ymm1}", "{ymm2}", "{ymm3}", "{ymm4}", "{ymm5}", "{ymm6}", "{ymm7}",
            "{ymm8}", "{ymm9}", "{ymm10}", "{ymm11}", "{ymm12}", "{ymm13}", "{ymm14}", "{ymm15}"
        } }
    }
}

pub fn jit(nodes: &[NodeRc], vars: &[&str]) -> Result<Code, Error>
{
    let mut asm = SimdAsm::new();
    let outputs = Compiler::compile(&mut asm, nodes, vars)?;

    let reg = |r: SimdReg| r.0;
    let mode = |s: Source| match s {
        Source::Reg(r) => Mode::Direct(reg(r)),
        Source::Const(idx) => Mode::Memory(Reg::RDI, idx as i32 * 32),
        Source::Input(idx) => Mode::Memory(Reg::RDX, idx as i32 * 32),
    };

    let mut writer = Writer::new();
    for instr in asm.instr.iter() {
        match *instr {
            Instr::Add(r0, r1, s)      => writer.vex(op::ADD,   reg(r0), reg(r1), mode(s), None),
            Instr::Sub(r0, r1, s)      => writer.vex(op::SUB,   reg(r0), reg(r1), mode(s), None),
            Instr::Mul(r0, r1, s)      => writer.vex(op::MUL,   reg(r0), reg(r1), mode(s), None),
            Instr::Div(r0, r1, s)      => writer.vex(op::DIV,   reg(r0), reg(r1), mode(s), None),
            Instr::Inv(r0, s)          => writer.vex(op::RECIP, reg(r0), 0,       mode(s), None),
            Instr::Round(r0, s, dir)   => writer.vex(op::ROUND, reg(r0), 0,       mode(s), Some(match dir {
                Round::Down => 0x9,
                Round::Up => 0xA
            })),
            Instr::Load(r0, s)         => writer.vex(op::READ,  reg(r0), 0,       mode(s), None),
            Instr::Cmp(r0, r1, s, ord) => writer.vex(op::CMP,   reg(r0), reg(r1),   mode(s), Some(match ord {
                Cmp::EQ => 0x0,
                Cmp::NE => 0xC,
                Cmp::LT => 0x11,
                Cmp::LE => 0x12,
                Cmp::GT => 0x1E,
                Cmp::GE => 0x1D
            })),
            Instr::MaskMove(r0, r1, s) => writer.vex(op::MASKREAD, reg(r0), reg(r1), mode(s), None)
        }
    }
    for (i, &r) in outputs.iter().enumerate() {
        let r = match r {
            Source::Reg(r) => r,
            s => {
                let r = asm.alloc();
                asm.push(Instr::Load(r, s)); // write the source to the output register
                r
            }
        };

        writer.vex(op::WRITE, reg(r), 0, Mode::Memory(Reg::RBX, i as i32 * 32), None);
        asm.drop(r);
    }
    
    println!("{:?}", asm.registers);
    let code = writer.finish();
    /*{
        use std::fs::File;
        use std::io::Write;
        File::create("/tmp/out").unwrap().write_all(&code).unwrap();
    }*/

    let mut anon_mmap = Mmap::anonymous(4096, Protection::ReadWrite).unwrap();
    unsafe {
        anon_mmap.as_mut_slice()[.. code.len()].copy_from_slice(&code);
    }
    anon_mmap.set_protection(Protection::ReadExecute).unwrap();
    
    Ok(Code {
        code: anon_mmap,
        consts: asm.consts.iter().map(|&c| f32x8::splat(c)).collect(),
        num_inputs: asm.inputs.len(),
        num_outputs: outputs.len()
    })
}