1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
/*
* This file is part of the Black Magic Debug project.
*
* Copyright (C) 2023 1BitSquared <info@1bitsquared.com>
* Written by Rachel Mant <git@dragonmux.network>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3. Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* JEP-106 code list
* JEP-106 is a JEDEC standard assigning IDs to different manufacturers
* the codes in this list are encoded as 16 bit values,
* with the first bit marking a legacy code (ASCII, not JEP106), the following 3 bits being NULL/unused
* the following 4 bits the number of continuation codes (see JEP106 continuation scheme),
* and the last 8 bits being the code itself (without parity, bit 7 is always 0).
*
* |15 |11 |7|6 0|
* | | | | | | | | |0| | | | | | | |
* |\____/ \______/|\_____________/
* | V V | V
* | Unused Cont | code
* | Code |
* \_ Legacy flag \_ Parity bit (always 0)
*/
/*
* This code is not listed in the JEP106 standard, but is used by some stm32f1 clones
* since we're not using this code elsewhere let's switch to the stm code.
*/
/*
* CPU2 for STM32W(L|B) uses ARM's JEP-106 continuation code (4) instead of
* STM's JEP-106 continuation code (0) like expected, CPU1 behaves as expected.
*
* See RM0453
* https://www.st.com/resource/en/reference_manual/rm0453-stm32wl5x-advanced-armbased-32bit-mcus-with-subghz-radio-solution-stmicroelectronics.pdf :
* 38.8.2 CPU1 ROM CoreSight peripheral identity register 4 (ROM_PIDR4)
* vs
* 38.13.2 CPU2 ROM1 CoreSight peripheral identity register 4 (C2ROM1_PIDR4)
*
* let's call this an errata and switch to the "correct" continuation scheme.
*
* Note: the JEP code 0x420 would belong to "Legend Silicon Corp." so in
* the unlikely event we need to support chips by them, here be dragons.
*/
/* MindMotion MM32F5 uses the forbidden continuation code */
/*TARGET_JEP106_H*/