bl702-pac 0.0.3

Embedded Rust's Peripheral Access Crate for BL702/BL704/BL706 RISC-V BLE + Zigbee microcontroller
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145

#[doc = "Register `ef_if_cyc_0` reader"]
pub struct R(crate::R<EF_IF_CYC_0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<EF_IF_CYC_0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<EF_IF_CYC_0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<EF_IF_CYC_0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `ef_if_cyc_0` writer"]
pub struct W(crate::W<EF_IF_CYC_0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<EF_IF_CYC_0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<EF_IF_CYC_0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<EF_IF_CYC_0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `ef_if_cyc_rd_dmy` reader - "]
pub type EF_IF_CYC_RD_DMY_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ef_if_cyc_rd_dmy` writer - "]
pub type EF_IF_CYC_RD_DMY_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EF_IF_CYC_0_SPEC, u8, u8, 6, O>;
#[doc = "Field `ef_if_cyc_rd_dat` reader - "]
pub type EF_IF_CYC_RD_DAT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ef_if_cyc_rd_dat` writer - "]
pub type EF_IF_CYC_RD_DAT_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EF_IF_CYC_0_SPEC, u8, u8, 6, O>;
#[doc = "Field `ef_if_cyc_rd_adr` reader - "]
pub type EF_IF_CYC_RD_ADR_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ef_if_cyc_rd_adr` writer - "]
pub type EF_IF_CYC_RD_ADR_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EF_IF_CYC_0_SPEC, u8, u8, 6, O>;
#[doc = "Field `ef_if_cyc_cs` reader - "]
pub type EF_IF_CYC_CS_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ef_if_cyc_cs` writer - "]
pub type EF_IF_CYC_CS_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EF_IF_CYC_0_SPEC, u8, u8, 6, O>;
#[doc = "Field `ef_if_cyc_pd_cs_s` reader - "]
pub type EF_IF_CYC_PD_CS_S_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ef_if_cyc_pd_cs_s` writer - "]
pub type EF_IF_CYC_PD_CS_S_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, EF_IF_CYC_0_SPEC, u8, u8, 8, O>;
impl R {
    #[doc = "Bits 0:5"]
    #[inline(always)]
    pub fn ef_if_cyc_rd_dmy(&self) -> EF_IF_CYC_RD_DMY_R {
        EF_IF_CYC_RD_DMY_R::new((self.bits & 0x3f) as u8)
    }
    #[doc = "Bits 6:11"]
    #[inline(always)]
    pub fn ef_if_cyc_rd_dat(&self) -> EF_IF_CYC_RD_DAT_R {
        EF_IF_CYC_RD_DAT_R::new(((self.bits >> 6) & 0x3f) as u8)
    }
    #[doc = "Bits 12:17"]
    #[inline(always)]
    pub fn ef_if_cyc_rd_adr(&self) -> EF_IF_CYC_RD_ADR_R {
        EF_IF_CYC_RD_ADR_R::new(((self.bits >> 12) & 0x3f) as u8)
    }
    #[doc = "Bits 18:23"]
    #[inline(always)]
    pub fn ef_if_cyc_cs(&self) -> EF_IF_CYC_CS_R {
        EF_IF_CYC_CS_R::new(((self.bits >> 18) & 0x3f) as u8)
    }
    #[doc = "Bits 24:31"]
    #[inline(always)]
    pub fn ef_if_cyc_pd_cs_s(&self) -> EF_IF_CYC_PD_CS_S_R {
        EF_IF_CYC_PD_CS_S_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 0:5"]
    #[inline(always)]
    #[must_use]
    pub fn ef_if_cyc_rd_dmy(&mut self) -> EF_IF_CYC_RD_DMY_W<0> {
        EF_IF_CYC_RD_DMY_W::new(self)
    }
    #[doc = "Bits 6:11"]
    #[inline(always)]
    #[must_use]
    pub fn ef_if_cyc_rd_dat(&mut self) -> EF_IF_CYC_RD_DAT_W<6> {
        EF_IF_CYC_RD_DAT_W::new(self)
    }
    #[doc = "Bits 12:17"]
    #[inline(always)]
    #[must_use]
    pub fn ef_if_cyc_rd_adr(&mut self) -> EF_IF_CYC_RD_ADR_W<12> {
        EF_IF_CYC_RD_ADR_W::new(self)
    }
    #[doc = "Bits 18:23"]
    #[inline(always)]
    #[must_use]
    pub fn ef_if_cyc_cs(&mut self) -> EF_IF_CYC_CS_W<18> {
        EF_IF_CYC_CS_W::new(self)
    }
    #[doc = "Bits 24:31"]
    #[inline(always)]
    #[must_use]
    pub fn ef_if_cyc_pd_cs_s(&mut self) -> EF_IF_CYC_PD_CS_S_W<24> {
        EF_IF_CYC_PD_CS_S_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "ef_if_cyc_0.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ef_if_cyc_0](index.html) module"]
pub struct EF_IF_CYC_0_SPEC;
impl crate::RegisterSpec for EF_IF_CYC_0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ef_if_cyc_0::R](R) reader structure"]
impl crate::Readable for EF_IF_CYC_0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ef_if_cyc_0::W](W) writer structure"]
impl crate::Writable for EF_IF_CYC_0_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets ef_if_cyc_0 to value 0"]
impl crate::Resettable for EF_IF_CYC_0_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}