ax-hal 0.5.9

ArceOS hardware abstraction layer, provides unified APIs for platform-specific operations
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63

//! Page table manipulation.

use ax_alloc::{UsageKind, global_allocator};
use ax_memory_addr::{PAGE_SIZE_4K, PhysAddr, VirtAddr};
use ax_page_table_multiarch::PagingHandler;
#[doc(no_inline)]
pub use ax_page_table_multiarch::{MappingFlags, PageSize, PagingError, PagingResult};

use crate::mem::{phys_to_virt, virt_to_phys};

/// Implementation of [`PagingHandler`], to provide physical memory manipulation to
/// the `ax-page-table-multiarch` crate.
pub struct PagingHandlerImpl;

impl PagingHandler for PagingHandlerImpl {
    fn alloc_frame() -> Option<PhysAddr> {
        Self::alloc_frames(1, PAGE_SIZE_4K)
    }

    fn alloc_frames(num: usize, align: usize) -> Option<PhysAddr> {
        global_allocator()
            .alloc_pages(num, align, UsageKind::PageTable)
            .map(|vaddr| virt_to_phys(vaddr.into()))
            .ok()
    }

    fn dealloc_frame(paddr: PhysAddr) {
        Self::dealloc_frames(paddr, 1)
    }

    fn dealloc_frames(paddr: PhysAddr, num: usize) {
        global_allocator().dealloc_pages(phys_to_virt(paddr).as_usize(), num, UsageKind::PageTable);
    }

    #[inline]
    fn phys_to_virt(paddr: PhysAddr) -> VirtAddr {
        phys_to_virt(paddr)
    }
}

cfg_if::cfg_if! {
    if #[cfg(target_arch = "x86_64")] {
        /// The architecture-specific page table.
        pub type PageTable = ax_page_table_multiarch::x86_64::X64PageTable<PagingHandlerImpl>;
        /// The architecture-specific page table cursor.
        pub type PageTableCursor<'a> = ax_page_table_multiarch::x86_64::X64PageTableCursor<'a, PagingHandlerImpl>;
    } else if #[cfg(any(target_arch = "riscv32", target_arch = "riscv64"))] {
        /// The architecture-specific page table.
        pub type PageTable = ax_page_table_multiarch::riscv::Sv39PageTable<PagingHandlerImpl>;
        /// The architecture-specific page table cursor.
        pub type PageTableCursor<'a> = ax_page_table_multiarch::riscv::Sv39PageTableCursor<'a, PagingHandlerImpl>;
    } else if #[cfg(target_arch = "aarch64")]{
        /// The architecture-specific page table.
        pub type PageTable = ax_page_table_multiarch::aarch64::A64PageTable<PagingHandlerImpl>;
        /// The architecture-specific page table cursor.
        pub type PageTableCursor<'a> = ax_page_table_multiarch::aarch64::A64PageTableCursor<'a, PagingHandlerImpl>;
    } else if #[cfg(target_arch = "loongarch64")] {
        /// The architecture-specific page table.
        pub type PageTable = ax_page_table_multiarch::loongarch64::LA64PageTable<PagingHandlerImpl>;
        /// The architecture-specific page table cursor.
        pub type PageTableCursor<'a> = ax_page_table_multiarch::loongarch64::LA64PageTableCursor<'a, PagingHandlerImpl>;
    }
}