ax-cpu 0.10.0

Privileged instruction and structure abstractions for various CPU architectures
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14

//! Page-table publication ordering.

/// Publishes page-table stores before a subsequent invalidation.
pub fn synchronize_page_table_writes() {
    core::sync::atomic::fence(core::sync::atomic::Ordering::SeqCst);
}

/// Completes ordering of ordinary loads and stores before a platform handoff.
pub fn data_fence() {
    // SAFETY: this fence orders memory accesses and does not change privilege.
    unsafe {
        core::arch::asm!("fence rw, rw", options(nostack));
    }
}