awr2544-pac 0.1.0

A Peripheral Access Crate for the ti awr2544 radar devkit
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

#[doc = "Register `INTER_EN_CLR_1` reader"]
pub type R = crate::R<InterEnClr1Spec>;
#[doc = "Register `INTER_EN_CLR_1` writer"]
pub type W = crate::W<InterEnClr1Spec>;
#[doc = "Field `MASK` reader - 31:0\\]
This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable"]
pub type MaskR = crate::FieldReader<u32>;
#[doc = "Field `MASK` writer - 31:0\\]
This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable"]
pub type MaskW<'a, REG> = crate::FieldWriter<'a, REG, 32, u32>;
impl R {
    #[doc = "Bits 0:31 - 31:0\\]
This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable"]
    #[inline(always)]
    pub fn mask(&self) -> MaskR {
        MaskR::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - 31:0\\]
This field is used to disable the mask of events in Group M Each bit corresponds to event Q where Q = Mx32+Bit Read 0 Disabled Read 1 Enabled Write 0 No effect Write 1 Clear Enable"]
    #[inline(always)]
    #[must_use]
    pub fn mask(&mut self) -> MaskW<InterEnClr1Spec> {
        MaskW::new(self, 0)
    }
}
#[doc = "Group M Interrupt Enabled Clear Register (M is 0 to 7) h400 + M x h20 + h0C\n\nYou can [`read`](crate::Reg::read) this register and get [`inter_en_clr_1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`inter_en_clr_1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct InterEnClr1Spec;
impl crate::RegisterSpec for InterEnClr1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`inter_en_clr_1::R`](R) reader structure"]
impl crate::Readable for InterEnClr1Spec {}
#[doc = "`write(|w| ..)` method takes [`inter_en_clr_1::W`](W) writer structure"]
impl crate::Writable for InterEnClr1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets INTER_EN_CLR_1 to value 0"]
impl crate::Resettable for InterEnClr1Spec {
    const RESET_VALUE: u32 = 0;
}