1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233
//! The AVR ATmega32 microcontroller //! //! # Variants //! | | Pinout | Package | Operating temperature | Operating voltage | Max speed | //! |--------|--------|---------|-----------------------|-------------------|-----------| //! | ATmega32L-8AU | TQFPQFN44 | TQFP44 | -40°C - 85°C | 2.7V - 5.5V | 8 MHz | //! | ATmega32L-8PU | PDIP40 | PDIP40 | -40°C - 85°C | 2.7V - 5.5V | 8 MHz | //! | ATmega32L-8MU | TQFPQFN44 | QFN44 | -40°C - 85°C | 2.7V - 5.5V | 8 MHz | //! | ATmega32-16AU | TQFPQFN44 | TQFP44 | -40°C - 85°C | 4.5V - 5.5V | 16 MHz | //! | ATmega32-16PU | PDIP40 | PDIP40 | -40°C - 85°C | 4.5V - 5.5V | 16 MHz | //! | ATmega32-16MU | TQFPQFN44 | QFN44 | -40°C - 85°C | 4.5V - 5.5V | 16 MHz | //! //! # Registers by module (not exhaustive) //! //! ## PORT modules //! //! * PORTA //! * PA0 (PA0) //! * PA1 (PA1) //! * PA2 (PA2) //! * PA3 (PA3) //! * PA4 (PA4) //! * PA5 (PA5) //! * PA6 (PA6) //! * PA7 (PA7) //! * PORTB //! * PB0 (PB0) //! * PB1 (PB1) //! * PB2 (PB2) //! * PB3 (PB3) //! * PB4 (PB4) //! * PB5 (PB5) //! * PB6 (PB6) //! * PB7 (PB7) //! * PORTC //! * PC0 (PC0) //! * PC1 (PC1) //! * PC2 (PC2) //! * PC3 (PC3) //! * PC4 (PC4) //! * PC5 (PC5) //! * PC6 (PC6) //! * PC7 (PC7) //! * PORTD //! * PD0 (PD0) //! * PD1 (PD1) //! * PD2 (PD2) //! * PD3 (PD3) //! * PD4 (PD4) //! * PD5 (PD5) //! * PD6 (PD6) //! * PD7 (PD7) //! //! ## EEPROM modules //! //! * EEPROM //! //! ## USART modules //! //! * USART //! * PB0 (PB0) //! * PD1 (PD1) //! * PD0 (PD0) //! //! ## ADC modules //! //! * ADC //! * PA7 (PA7) //! * PA6 (PA6) //! * PA5 (PA5) //! * PA4 (PA4) //! * PA3 (PA3) //! * PA2 (PA2) //! * PA1 (PA1) //! * PA0 (PA0) //! //! ## JTAG modules //! //! * JTAG //! * PC5 (PC5) //! * PC4 (PC4) //! * PC3 (PC3) //! * PC2 (PC2) pub const LOW: *mut u8 = 0x0 as *mut u8; pub const LOCKBIT: *mut u8 = 0x0 as *mut u8; pub const HIGH: *mut u8 = 0x1 as *mut u8; /// TWI Bit Rate register. pub const TWBR: *mut u8 = 0x20 as *mut u8; /// TWI Status Register. pub const TWSR: *mut u8 = 0x21 as *mut u8; /// TWI (Slave) Address register. pub const TWAR: *mut u8 = 0x22 as *mut u8; /// TWI Data register. pub const TWDR: *mut u8 = 0x23 as *mut u8; /// ADC Data Register Bytes low byte. pub const ADCL: *mut u8 = 0x24 as *mut u8; /// ADC Data Register Bytes. pub const ADC: *mut u16 = 0x24 as *mut u16; /// ADC Data Register Bytes high byte. pub const ADCH: *mut u8 = 0x25 as *mut u8; /// The ADC Control and Status register. pub const ADCSRA: *mut u8 = 0x26 as *mut u8; /// The ADC multiplexer Selection Register. pub const ADMUX: *mut u8 = 0x27 as *mut u8; /// Analog Comparator Control And Status Register. pub const ACSR: *mut u8 = 0x28 as *mut u8; /// USART Baud Rate Register Low Byte. pub const UBRRL: *mut u8 = 0x29 as *mut u8; /// USART Control and Status Register B. pub const UCSRB: *mut u8 = 0x2A as *mut u8; /// USART Control and Status Register A. pub const UCSRA: *mut u8 = 0x2B as *mut u8; /// USART I/O Data Register. pub const UDR: *mut u8 = 0x2C as *mut u8; /// SPI Control Register. pub const SPCR: *mut u8 = 0x2D as *mut u8; /// SPI Status Register. pub const SPSR: *mut u8 = 0x2E as *mut u8; /// SPI Data Register. pub const SPDR: *mut u8 = 0x2F as *mut u8; /// Port D Input Pins. pub const PIND: *mut u8 = 0x30 as *mut u8; /// Port D Data Direction Register. pub const DDRD: *mut u8 = 0x31 as *mut u8; /// Port D Data Register. pub const PORTD: *mut u8 = 0x32 as *mut u8; /// Port C Input Pins. pub const PINC: *mut u8 = 0x33 as *mut u8; /// Port C Data Direction Register. pub const DDRC: *mut u8 = 0x34 as *mut u8; /// Port C Data Register. pub const PORTC: *mut u8 = 0x35 as *mut u8; /// Port B Input Pins. pub const PINB: *mut u8 = 0x36 as *mut u8; /// Port B Data Direction Register. pub const DDRB: *mut u8 = 0x37 as *mut u8; /// Port B Data Register. pub const PORTB: *mut u8 = 0x38 as *mut u8; /// Port A Input Pins. pub const PINA: *mut u8 = 0x39 as *mut u8; /// Port A Data Direction Register. pub const DDRA: *mut u8 = 0x3A as *mut u8; /// Port A Data Register. pub const PORTA: *mut u8 = 0x3B as *mut u8; /// EEPROM Control Register. pub const EECR: *mut u8 = 0x3C as *mut u8; /// EEPROM Data Register. pub const EEDR: *mut u8 = 0x3D as *mut u8; /// EEPROM Read/Write Access Bytes low byte. pub const EEARL: *mut u8 = 0x3E as *mut u8; /// EEPROM Read/Write Access Bytes. pub const EEAR: *mut u16 = 0x3E as *mut u16; /// EEPROM Read/Write Access Bytes high byte. pub const EEARH: *mut u8 = 0x3F as *mut u8; /// USART Control and Status Register C. pub const UCSRC: *mut u8 = 0x40 as *mut u8; /// USART Baud Rate Register Hight Byte. pub const UBRRH: *mut u8 = 0x40 as *mut u8; /// Watchdog Timer Control Register. pub const WDTCR: *mut u8 = 0x41 as *mut u8; /// On-Chip Debug Related Register in I/O Memory. pub const OCDR: *mut u8 = 0x42 as *mut u8; /// Asynchronous Status Register. pub const ASSR: *mut u8 = 0x42 as *mut u8; /// Timer/Counter2 Output Compare Register. pub const OCR2: *mut u8 = 0x43 as *mut u8; /// Timer/Counter2. pub const TCNT2: *mut u8 = 0x44 as *mut u8; /// Timer/Counter2 Control Register. pub const TCCR2: *mut u8 = 0x45 as *mut u8; /// Timer/Counter1 Input Capture Register Bytes low byte. pub const ICR1L: *mut u8 = 0x46 as *mut u8; /// Timer/Counter1 Input Capture Register Bytes. pub const ICR1: *mut u16 = 0x46 as *mut u16; /// Timer/Counter1 Input Capture Register Bytes high byte. pub const ICR1H: *mut u8 = 0x47 as *mut u8; /// Timer/Counter1 Output Compare Register Bytes. pub const OCR1B: *mut u16 = 0x48 as *mut u16; /// Timer/Counter1 Output Compare Register Bytes low byte. pub const OCR1BL: *mut u8 = 0x48 as *mut u8; /// Timer/Counter1 Output Compare Register Bytes high byte. pub const OCR1BH: *mut u8 = 0x49 as *mut u8; /// Timer/Counter1 Output Compare Register Bytes. pub const OCR1A: *mut u16 = 0x4A as *mut u16; /// Timer/Counter1 Output Compare Register Bytes low byte. pub const OCR1AL: *mut u8 = 0x4A as *mut u8; /// Timer/Counter1 Output Compare Register Bytes high byte. pub const OCR1AH: *mut u8 = 0x4B as *mut u8; /// Timer/Counter1 Bytes. pub const TCNT1: *mut u16 = 0x4C as *mut u16; /// Timer/Counter1 Bytes low byte. pub const TCNT1L: *mut u8 = 0x4C as *mut u8; /// Timer/Counter1 Bytes high byte. pub const TCNT1H: *mut u8 = 0x4D as *mut u8; /// Timer/Counter1 Control Register B. pub const TCCR1B: *mut u8 = 0x4E as *mut u8; /// Timer/Counter1 Control Register A. pub const TCCR1A: *mut u8 = 0x4F as *mut u8; /// Special Function IO Register. pub const SFIOR: *mut u8 = 0x50 as *mut u8; /// Oscillator Calibration Value. pub const OSCCAL: *mut u8 = 0x51 as *mut u8; /// Timer/Counter Register. pub const TCNT0: *mut u8 = 0x52 as *mut u8; /// Timer/Counter Control Register. pub const TCCR0: *mut u8 = 0x53 as *mut u8; /// MCU Control And Status Register. pub const MCUCSR: *mut u8 = 0x54 as *mut u8; /// MCU Control Register. pub const MCUCR: *mut u8 = 0x55 as *mut u8; /// TWI Control Register. pub const TWCR: *mut u8 = 0x56 as *mut u8; /// Store Program Memory Control Register. pub const SPMCR: *mut u8 = 0x57 as *mut u8; /// Timer/Counter Interrupt Flag register. pub const TIFR: *mut u8 = 0x58 as *mut u8; /// Timer/Counter Interrupt Mask Register. pub const TIMSK: *mut u8 = 0x59 as *mut u8; /// General Interrupt Flag Register. pub const GIFR: *mut u8 = 0x5A as *mut u8; /// General Interrupt Control Register. pub const GICR: *mut u8 = 0x5B as *mut u8; /// Output Compare Register. pub const OCR0: *mut u8 = 0x5C as *mut u8; /// Stack Pointer. pub const SP: *mut u16 = 0x5D as *mut u16; /// Stack Pointer low byte. pub const SPL: *mut u8 = 0x5D as *mut u8; /// Stack Pointer high byte. pub const SPH: *mut u8 = 0x5E as *mut u8; /// Status Register. pub const SREG: *mut u8 = 0x5F as *mut u8;