avr-device 0.8.1

Register access crate for AVR microcontrollers
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77

_include:
  - "common/ac.yaml"
  - "common/wdt.yaml"
  - "common/tiny/usi.yaml"
  - "common/tiny/attinyx61a-ports.yaml"

# All FUSEs are read-only from the CPU.
FUSE:
  _modify:
    "*":
      access: read-only

ADC:
  _modify:
    ADCSR:
      description: "ADC Control and Status Register"
  ADCSR:
    ADPS:
      _replace_enum:
        PRESCALER_2: [1, "Prescaler Value 2"]
        PRESCALER_4: [2, "Prescaler Value 4"]
        PRESCALER_8: [3, "Prescaler Value 8"]
        PRESCALER_16: [4, "Prescaler Value 16"]
        PRESCALER_32: [5, "Prescaler Value 32"]
        PRESCALER_64: [6, "Prescaler Value 64"]
        PRESCALER_128: [7, "Prescaler Value 128"]
  ADMUX:
    _modify:
      MUX:
        _write_constraint: enum
      REFS:
        _write_constraint: enum
    MUX:
      _replace_enum:
        ADC0: [0, "Single-ended Input ADC0"]
        ADC1: [1, "Single-ended Input ADC1"]
        ADC2: [2, "Single-ended Input ADC2"]
        ADC3: [3, "Single-ended Input ADC3"]
        ADC4: [4, "Single-ended Input ADC4"]
        ADC5: [5, "Single-ended Input ADC5"]
        ADC6: [6, "Single-ended Input ADC6"]
        ADC7: [7, "Single-ended Input ADC7"]
        ADC8: [8, "Single-ended Input ADC8"]
        ADC9: [9, "Single-ended Input ADC9"]
        ADC10: [10, "Single-ended Input ADC10"]

        ADC0_ADC1_20X: [11, "Differential Inputs Positive ADC0 Negative ADC1 20x Gain"]
        ADC0_ADC1_1X: [12, "Differential Inputs Positive ADC0 Negative ADC1 1x Gain"]
        ADC1_ADC1_20X: [13, "Differential Inputs Positive ADC1 Negative ADC1 20x Gain (for offset compensation)"]
        ADC2_ADC1_20X: [14, "Differential Inputs Positive ADC2 Negative ADC1 20x Gain"]
        ADC2_ADC1_1X: [15, "Differential Inputs Positive ADC2 Negative ADC1 1x Gain"]

        ADC2_ADC3_1X: [16, "Differential Inputs Positive ADC2 Negative ADC3 1x Gain"]
        ADC3_ADC3_20X: [17, "Differential Inputs Positive ADC3 Negative ADC3 20x Gain (for offset compensation)"]
        ADC4_ADC3_20X: [18, "Differential Inputs Positive ADC4 Negative ADC3 20x Gain"]
        ADC4_ADC3_1X: [19, "Differential Inputs Positive ADC4 Negative ADC3 1x Gain"]

        ADC4_ADC5_20X: [20, "Differential Inputs Positive ADC4 Negative ADC5 20x Gain"]
        ADC4_ADC5_1X: [21, "Differential Inputs Positive ADC4 Negative ADC5 1x Gain"]
        ADC5_ADC5_20X: [22, "Differential Inputs Positive ADC5 Negative ADC5 20x Gain (for offset compensation)"]
        ADC6_ADC5_20X: [23, "Differential Inputs Positive ADC6 Negative ADC5 20x Gain"]
        ADC6_ADC5_1X: [24, "Differential Inputs Positive ADC6 Negative ADC5 1x Gain"]

        ADC8_ADC9_20X: [25, "Differential Inputs Positive ADC8 Negative ADC9 20x Gain"]
        ADC8_ADC9_1X: [26, "Differential Inputs Positive ADC8 Negative ADC9 1x Gain"]
        ADC9_ADC9_20X: [27, "Differential Inputs Positive ADC9 Negative ADC9 20x Gain (for offset compensation)"]
        ADC10_ADC9_20X: [28, "Differential Inputs Positive ADC10 Negative ADC9 20x Gain"]
        ADC10_ADC9_1X: [29, "Differential Inputs Positive ADC10 Negative ADC9 1x Gain"]

        ADC_VBG: [30, "Internal 1.18V Reference (VBG)"]
        ADC_GND: [31, "0V (GND)"]
    REFS:
      _replace_enum:
        VCC: [0, "Vcc used as Voltage Reference, disconnected from Aref"]
        AREF: [1, "External Voltage Reference at AREF pin, Internal Voltage Reference turned off"]
        INTERNAL: [2, "Internal 2.56V Voltage Reference without external bypass"]
        INTERNAL_BYPASS: [3, "Internal 2.56V Voltage Reference with external bypass capacitor at AREF pin"]