autd3-rs-core 0.9.0

Core types and link abstraction shared across the AUTD3 phased-array sdk crates.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

pub use autd3_cpu_wire::params::{FPGA_CLK_FREQ_HZ, REP_INFINITE, ULTRASOUND_FREQ_HZ};

pub const NUM_BANKS: usize = autd3_cpu_wire::params::NUM_BANKS;

pub const MOD_BUFFER_SAMPLES: usize = autd3_cpu_wire::params::MOD_BUFFER_SAMPLES;

pub use autd3_cpu_wire::layout::{
    BUFFER_SIZE_MIN, EMISSION_RAM_WORDS, EMISSION_SLOT_WORDS, FOCUS_WORDS, MAX_FOCI_TOTAL,
};

pub const EMISSION_MAX_INDICES: usize = autd3_cpu_wire::params::EMISSION_MAX_INDICES as usize;

pub const NUM_FOCI_MAX: u8 = autd3_cpu_wire::params::NUM_FOCI_MAX;

// 18-bit signed coordinate, in 0.025 mm units.
pub const FOCUS_COORD_MIN: i32 = -(1 << 17);
pub const FOCUS_COORD_MAX: i32 = (1 << 17) - 1;

pub use autd3_cpu_wire::params::{FOCUS_TR_X_MAX, FOCUS_TR_Y_MAX};

pub use autd3_cpu_wire::params::SILENCER_FLAG_FIXED_UPDATE_RATE_MODE;
pub use autd3_cpu_wire::payload::{
    SILENCER_DEFAULT_COMPLETION_STEPS_INTENSITY, SILENCER_DEFAULT_COMPLETION_STEPS_PHASE,
    SILENCER_DEFAULT_UPDATE_RATE, SILENCER_FLAG_STRICT_MODE,
};

pub const FOCUS_COORD_MIN_X: i32 = FOCUS_COORD_MIN + FOCUS_TR_X_MAX;
pub const FOCUS_COORD_MAX_X: i32 = FOCUS_COORD_MAX;
pub const FOCUS_COORD_MIN_Y: i32 = FOCUS_COORD_MIN + FOCUS_TR_Y_MAX;
pub const FOCUS_COORD_MAX_Y: i32 = FOCUS_COORD_MAX;
pub const FOCUS_COORD_MIN_Z: i32 = FOCUS_COORD_MIN;
pub const FOCUS_COORD_MAX_Z: i32 = FOCUS_COORD_MAX;