atsamv71q20 0.21.0

Peripheral access API for ATSAMV71Q20 microcontrollers from Atmel/Microchip (generated using svd2rust)
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
#[doc = "Register `MLB_MIEN` reader"]
pub struct R(crate::R<MLB_MIEN_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<MLB_MIEN_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<MLB_MIEN_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<MLB_MIEN_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `MLB_MIEN` writer"]
pub struct W(crate::W<MLB_MIEN_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<MLB_MIEN_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<MLB_MIEN_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<MLB_MIEN_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `ISOC_PE` reader - Isochronous Rx Protocol Error Enable"]
pub struct ISOC_PE_R(crate::FieldReader<bool, bool>);
impl ISOC_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ISOC_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ISOC_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ISOC_PE` writer - Isochronous Rx Protocol Error Enable"]
pub struct ISOC_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> ISOC_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | (value as u32 & 0x01);
        self.w
    }
}
#[doc = "Field `ISOC_BUFO` reader - Isochronous Rx Buffer Overflow Enable"]
pub struct ISOC_BUFO_R(crate::FieldReader<bool, bool>);
impl ISOC_BUFO_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ISOC_BUFO_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ISOC_BUFO_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ISOC_BUFO` writer - Isochronous Rx Buffer Overflow Enable"]
pub struct ISOC_BUFO_W<'a> {
    w: &'a mut W,
}
impl<'a> ISOC_BUFO_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u32 & 0x01) << 1);
        self.w
    }
}
#[doc = "Field `SYNC_PE` reader - Synchronous Protocol Error Enable"]
pub struct SYNC_PE_R(crate::FieldReader<bool, bool>);
impl SYNC_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        SYNC_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for SYNC_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `SYNC_PE` writer - Synchronous Protocol Error Enable"]
pub struct SYNC_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> SYNC_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | ((value as u32 & 0x01) << 16);
        self.w
    }
}
#[doc = "Field `ARX_DONE` reader - Asynchronous Rx Done Enable"]
pub struct ARX_DONE_R(crate::FieldReader<bool, bool>);
impl ARX_DONE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ARX_DONE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ARX_DONE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ARX_DONE` writer - Asynchronous Rx Done Enable"]
pub struct ARX_DONE_W<'a> {
    w: &'a mut W,
}
impl<'a> ARX_DONE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | ((value as u32 & 0x01) << 17);
        self.w
    }
}
#[doc = "Field `ARX_PE` reader - Asynchronous Rx Protocol Error Enable"]
pub struct ARX_PE_R(crate::FieldReader<bool, bool>);
impl ARX_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ARX_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ARX_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ARX_PE` writer - Asynchronous Rx Protocol Error Enable"]
pub struct ARX_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> ARX_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 18)) | ((value as u32 & 0x01) << 18);
        self.w
    }
}
#[doc = "Field `ARX_BREAK` reader - Asynchronous Rx Break Enable"]
pub struct ARX_BREAK_R(crate::FieldReader<bool, bool>);
impl ARX_BREAK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ARX_BREAK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ARX_BREAK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ARX_BREAK` writer - Asynchronous Rx Break Enable"]
pub struct ARX_BREAK_W<'a> {
    w: &'a mut W,
}
impl<'a> ARX_BREAK_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 19)) | ((value as u32 & 0x01) << 19);
        self.w
    }
}
#[doc = "Field `ATX_DONE` reader - Asynchronous Tx Packet Done Enable"]
pub struct ATX_DONE_R(crate::FieldReader<bool, bool>);
impl ATX_DONE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ATX_DONE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ATX_DONE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ATX_DONE` writer - Asynchronous Tx Packet Done Enable"]
pub struct ATX_DONE_W<'a> {
    w: &'a mut W,
}
impl<'a> ATX_DONE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 20)) | ((value as u32 & 0x01) << 20);
        self.w
    }
}
#[doc = "Field `ATX_PE` reader - Asynchronous Tx Protocol Error Enable"]
pub struct ATX_PE_R(crate::FieldReader<bool, bool>);
impl ATX_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ATX_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ATX_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ATX_PE` writer - Asynchronous Tx Protocol Error Enable"]
pub struct ATX_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> ATX_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 21)) | ((value as u32 & 0x01) << 21);
        self.w
    }
}
#[doc = "Field `ATX_BREAK` reader - Asynchronous Tx Break Enable"]
pub struct ATX_BREAK_R(crate::FieldReader<bool, bool>);
impl ATX_BREAK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        ATX_BREAK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for ATX_BREAK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `ATX_BREAK` writer - Asynchronous Tx Break Enable"]
pub struct ATX_BREAK_W<'a> {
    w: &'a mut W,
}
impl<'a> ATX_BREAK_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 22)) | ((value as u32 & 0x01) << 22);
        self.w
    }
}
#[doc = "Field `CRX_DONE` reader - Control Rx Packet Done Enable"]
pub struct CRX_DONE_R(crate::FieldReader<bool, bool>);
impl CRX_DONE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CRX_DONE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CRX_DONE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CRX_DONE` writer - Control Rx Packet Done Enable"]
pub struct CRX_DONE_W<'a> {
    w: &'a mut W,
}
impl<'a> CRX_DONE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 24)) | ((value as u32 & 0x01) << 24);
        self.w
    }
}
#[doc = "Field `CRX_PE` reader - Control Rx Protocol Error Enable"]
pub struct CRX_PE_R(crate::FieldReader<bool, bool>);
impl CRX_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CRX_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CRX_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CRX_PE` writer - Control Rx Protocol Error Enable"]
pub struct CRX_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> CRX_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 25)) | ((value as u32 & 0x01) << 25);
        self.w
    }
}
#[doc = "Field `CRX_BREAK` reader - Control Rx Break Enable"]
pub struct CRX_BREAK_R(crate::FieldReader<bool, bool>);
impl CRX_BREAK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CRX_BREAK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CRX_BREAK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CRX_BREAK` writer - Control Rx Break Enable"]
pub struct CRX_BREAK_W<'a> {
    w: &'a mut W,
}
impl<'a> CRX_BREAK_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 26)) | ((value as u32 & 0x01) << 26);
        self.w
    }
}
#[doc = "Field `CTX_DONE` reader - Control Tx Packet Done Enable"]
pub struct CTX_DONE_R(crate::FieldReader<bool, bool>);
impl CTX_DONE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CTX_DONE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CTX_DONE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CTX_DONE` writer - Control Tx Packet Done Enable"]
pub struct CTX_DONE_W<'a> {
    w: &'a mut W,
}
impl<'a> CTX_DONE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 27)) | ((value as u32 & 0x01) << 27);
        self.w
    }
}
#[doc = "Field `CTX_PE` reader - Control Tx Protocol Error Enable"]
pub struct CTX_PE_R(crate::FieldReader<bool, bool>);
impl CTX_PE_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CTX_PE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CTX_PE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CTX_PE` writer - Control Tx Protocol Error Enable"]
pub struct CTX_PE_W<'a> {
    w: &'a mut W,
}
impl<'a> CTX_PE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 28)) | ((value as u32 & 0x01) << 28);
        self.w
    }
}
#[doc = "Field `CTX_BREAK` reader - Control Tx Break Enable"]
pub struct CTX_BREAK_R(crate::FieldReader<bool, bool>);
impl CTX_BREAK_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        CTX_BREAK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for CTX_BREAK_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `CTX_BREAK` writer - Control Tx Break Enable"]
pub struct CTX_BREAK_W<'a> {
    w: &'a mut W,
}
impl<'a> CTX_BREAK_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 29)) | ((value as u32 & 0x01) << 29);
        self.w
    }
}
impl R {
    #[doc = "Bit 0 - Isochronous Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn isoc_pe(&self) -> ISOC_PE_R {
        ISOC_PE_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 1 - Isochronous Rx Buffer Overflow Enable"]
    #[inline(always)]
    pub fn isoc_bufo(&self) -> ISOC_BUFO_R {
        ISOC_BUFO_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    #[doc = "Bit 16 - Synchronous Protocol Error Enable"]
    #[inline(always)]
    pub fn sync_pe(&self) -> SYNC_PE_R {
        SYNC_PE_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bit 17 - Asynchronous Rx Done Enable"]
    #[inline(always)]
    pub fn arx_done(&self) -> ARX_DONE_R {
        ARX_DONE_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    #[doc = "Bit 18 - Asynchronous Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn arx_pe(&self) -> ARX_PE_R {
        ARX_PE_R::new(((self.bits >> 18) & 0x01) != 0)
    }
    #[doc = "Bit 19 - Asynchronous Rx Break Enable"]
    #[inline(always)]
    pub fn arx_break(&self) -> ARX_BREAK_R {
        ARX_BREAK_R::new(((self.bits >> 19) & 0x01) != 0)
    }
    #[doc = "Bit 20 - Asynchronous Tx Packet Done Enable"]
    #[inline(always)]
    pub fn atx_done(&self) -> ATX_DONE_R {
        ATX_DONE_R::new(((self.bits >> 20) & 0x01) != 0)
    }
    #[doc = "Bit 21 - Asynchronous Tx Protocol Error Enable"]
    #[inline(always)]
    pub fn atx_pe(&self) -> ATX_PE_R {
        ATX_PE_R::new(((self.bits >> 21) & 0x01) != 0)
    }
    #[doc = "Bit 22 - Asynchronous Tx Break Enable"]
    #[inline(always)]
    pub fn atx_break(&self) -> ATX_BREAK_R {
        ATX_BREAK_R::new(((self.bits >> 22) & 0x01) != 0)
    }
    #[doc = "Bit 24 - Control Rx Packet Done Enable"]
    #[inline(always)]
    pub fn crx_done(&self) -> CRX_DONE_R {
        CRX_DONE_R::new(((self.bits >> 24) & 0x01) != 0)
    }
    #[doc = "Bit 25 - Control Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn crx_pe(&self) -> CRX_PE_R {
        CRX_PE_R::new(((self.bits >> 25) & 0x01) != 0)
    }
    #[doc = "Bit 26 - Control Rx Break Enable"]
    #[inline(always)]
    pub fn crx_break(&self) -> CRX_BREAK_R {
        CRX_BREAK_R::new(((self.bits >> 26) & 0x01) != 0)
    }
    #[doc = "Bit 27 - Control Tx Packet Done Enable"]
    #[inline(always)]
    pub fn ctx_done(&self) -> CTX_DONE_R {
        CTX_DONE_R::new(((self.bits >> 27) & 0x01) != 0)
    }
    #[doc = "Bit 28 - Control Tx Protocol Error Enable"]
    #[inline(always)]
    pub fn ctx_pe(&self) -> CTX_PE_R {
        CTX_PE_R::new(((self.bits >> 28) & 0x01) != 0)
    }
    #[doc = "Bit 29 - Control Tx Break Enable"]
    #[inline(always)]
    pub fn ctx_break(&self) -> CTX_BREAK_R {
        CTX_BREAK_R::new(((self.bits >> 29) & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Isochronous Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn isoc_pe(&mut self) -> ISOC_PE_W {
        ISOC_PE_W { w: self }
    }
    #[doc = "Bit 1 - Isochronous Rx Buffer Overflow Enable"]
    #[inline(always)]
    pub fn isoc_bufo(&mut self) -> ISOC_BUFO_W {
        ISOC_BUFO_W { w: self }
    }
    #[doc = "Bit 16 - Synchronous Protocol Error Enable"]
    #[inline(always)]
    pub fn sync_pe(&mut self) -> SYNC_PE_W {
        SYNC_PE_W { w: self }
    }
    #[doc = "Bit 17 - Asynchronous Rx Done Enable"]
    #[inline(always)]
    pub fn arx_done(&mut self) -> ARX_DONE_W {
        ARX_DONE_W { w: self }
    }
    #[doc = "Bit 18 - Asynchronous Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn arx_pe(&mut self) -> ARX_PE_W {
        ARX_PE_W { w: self }
    }
    #[doc = "Bit 19 - Asynchronous Rx Break Enable"]
    #[inline(always)]
    pub fn arx_break(&mut self) -> ARX_BREAK_W {
        ARX_BREAK_W { w: self }
    }
    #[doc = "Bit 20 - Asynchronous Tx Packet Done Enable"]
    #[inline(always)]
    pub fn atx_done(&mut self) -> ATX_DONE_W {
        ATX_DONE_W { w: self }
    }
    #[doc = "Bit 21 - Asynchronous Tx Protocol Error Enable"]
    #[inline(always)]
    pub fn atx_pe(&mut self) -> ATX_PE_W {
        ATX_PE_W { w: self }
    }
    #[doc = "Bit 22 - Asynchronous Tx Break Enable"]
    #[inline(always)]
    pub fn atx_break(&mut self) -> ATX_BREAK_W {
        ATX_BREAK_W { w: self }
    }
    #[doc = "Bit 24 - Control Rx Packet Done Enable"]
    #[inline(always)]
    pub fn crx_done(&mut self) -> CRX_DONE_W {
        CRX_DONE_W { w: self }
    }
    #[doc = "Bit 25 - Control Rx Protocol Error Enable"]
    #[inline(always)]
    pub fn crx_pe(&mut self) -> CRX_PE_W {
        CRX_PE_W { w: self }
    }
    #[doc = "Bit 26 - Control Rx Break Enable"]
    #[inline(always)]
    pub fn crx_break(&mut self) -> CRX_BREAK_W {
        CRX_BREAK_W { w: self }
    }
    #[doc = "Bit 27 - Control Tx Packet Done Enable"]
    #[inline(always)]
    pub fn ctx_done(&mut self) -> CTX_DONE_W {
        CTX_DONE_W { w: self }
    }
    #[doc = "Bit 28 - Control Tx Protocol Error Enable"]
    #[inline(always)]
    pub fn ctx_pe(&mut self) -> CTX_PE_W {
        CTX_PE_W { w: self }
    }
    #[doc = "Bit 29 - Control Tx Break Enable"]
    #[inline(always)]
    pub fn ctx_break(&mut self) -> CTX_BREAK_W {
        CTX_BREAK_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "MediaLB Interrupt Enable Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [mlb_mien](index.html) module"]
pub struct MLB_MIEN_SPEC;
impl crate::RegisterSpec for MLB_MIEN_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [mlb_mien::R](R) reader structure"]
impl crate::Readable for MLB_MIEN_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [mlb_mien::W](W) writer structure"]
impl crate::Writable for MLB_MIEN_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets MLB_MIEN to value 0"]
impl crate::Resettable for MLB_MIEN_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}