atsamv71q20 0.21.0

Peripheral access API for ATSAMV71Q20 microcontrollers from Atmel/Microchip (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73

#[doc = "Register `ISI_DMA_CHSR` reader"]
pub struct R(crate::R<ISI_DMA_CHSR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ISI_DMA_CHSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ISI_DMA_CHSR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ISI_DMA_CHSR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `P_CH_S` reader - Preview DMA Channel Status"]
pub struct P_CH_S_R(crate::FieldReader<bool, bool>);
impl P_CH_S_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        P_CH_S_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for P_CH_S_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `C_CH_S` reader - Code DMA Channel Status"]
pub struct C_CH_S_R(crate::FieldReader<bool, bool>);
impl C_CH_S_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        C_CH_S_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for C_CH_S_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl R {
    #[doc = "Bit 0 - Preview DMA Channel Status"]
    #[inline(always)]
    pub fn p_ch_s(&self) -> P_CH_S_R {
        P_CH_S_R::new((self.bits & 0x01) != 0)
    }
    #[doc = "Bit 1 - Code DMA Channel Status"]
    #[inline(always)]
    pub fn c_ch_s(&self) -> C_CH_S_R {
        C_CH_S_R::new(((self.bits >> 1) & 0x01) != 0)
    }
}
#[doc = "DMA Channel Status Register\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [isi_dma_chsr](index.html) module"]
pub struct ISI_DMA_CHSR_SPEC;
impl crate::RegisterSpec for ISI_DMA_CHSR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [isi_dma_chsr::R](R) reader structure"]
impl crate::Readable for ISI_DMA_CHSR_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets ISI_DMA_CHSR to value 0"]
impl crate::Resettable for ISI_DMA_CHSR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}