atsame70j20 0.21.0

Peripheral access API for ATSAME70J20 microcontrollers from Atmel/Microchip (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150

#[doc = "Register `CKGR_UCKR` reader"]
pub struct R(crate::R<CKGR_UCKR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CKGR_UCKR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CKGR_UCKR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CKGR_UCKR_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CKGR_UCKR` writer"]
pub struct W(crate::W<CKGR_UCKR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CKGR_UCKR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CKGR_UCKR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CKGR_UCKR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `UPLLEN` reader - UTMI PLL Enable"]
pub struct UPLLEN_R(crate::FieldReader<bool, bool>);
impl UPLLEN_R {
    #[inline(always)]
    pub(crate) fn new(bits: bool) -> Self {
        UPLLEN_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for UPLLEN_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `UPLLEN` writer - UTMI PLL Enable"]
pub struct UPLLEN_W<'a> {
    w: &'a mut W,
}
impl<'a> UPLLEN_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | ((value as u32 & 0x01) << 16);
        self.w
    }
}
#[doc = "Field `UPLLCOUNT` reader - UTMI PLL Start-up Time"]
pub struct UPLLCOUNT_R(crate::FieldReader<u8, u8>);
impl UPLLCOUNT_R {
    #[inline(always)]
    pub(crate) fn new(bits: u8) -> Self {
        UPLLCOUNT_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for UPLLCOUNT_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `UPLLCOUNT` writer - UTMI PLL Start-up Time"]
pub struct UPLLCOUNT_W<'a> {
    w: &'a mut W,
}
impl<'a> UPLLCOUNT_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 20)) | ((value as u32 & 0x0f) << 20);
        self.w
    }
}
impl R {
    #[doc = "Bit 16 - UTMI PLL Enable"]
    #[inline(always)]
    pub fn upllen(&self) -> UPLLEN_R {
        UPLLEN_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    #[doc = "Bits 20:23 - UTMI PLL Start-up Time"]
    #[inline(always)]
    pub fn upllcount(&self) -> UPLLCOUNT_R {
        UPLLCOUNT_R::new(((self.bits >> 20) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bit 16 - UTMI PLL Enable"]
    #[inline(always)]
    pub fn upllen(&mut self) -> UPLLEN_W {
        UPLLEN_W { w: self }
    }
    #[doc = "Bits 20:23 - UTMI PLL Start-up Time"]
    #[inline(always)]
    pub fn upllcount(&mut self) -> UPLLCOUNT_W {
        UPLLCOUNT_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "UTMI Clock Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ckgr_uckr](index.html) module"]
pub struct CKGR_UCKR_SPEC;
impl crate::RegisterSpec for CKGR_UCKR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ckgr_uckr::R](R) reader structure"]
impl crate::Readable for CKGR_UCKR_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ckgr_uckr::W](W) writer structure"]
impl crate::Writable for CKGR_UCKR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CKGR_UCKR to value 0"]
impl crate::Resettable for CKGR_UCKR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}