atsame70j19b 0.21.0

Peripheral access API for ATSAME70J19B microcontrollers from Atmel/Microchip (generated using svd2rust)
Documentation
#[doc = "Register `AES_IDATAR[%s]` writer"]
pub struct W(crate::W<AES_IDATAR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<AES_IDATAR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<AES_IDATAR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<AES_IDATAR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `IDATA` writer - Input Data Word"]
pub struct IDATA_W<'a> {
    w: &'a mut W,
}
impl<'a> IDATA_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = value;
        self.w
    }
}
impl W {
    #[doc = "Bits 0:31 - Input Data Word"]
    #[inline(always)]
    pub fn idata(&mut self) -> IDATA_W {
        IDATA_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Input Data Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [aes_idatar](index.html) module"]
pub struct AES_IDATAR_SPEC;
impl crate::RegisterSpec for AES_IDATAR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [aes_idatar::W](W) writer structure"]
impl crate::Writable for AES_IDATAR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets AES_IDATAR[%s]
to value 0"]
impl crate::Resettable for AES_IDATAR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}