atsamd51n 0.14.2

Peripheral access API for ATSAMD51N microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115

#[doc = "Register `PINTENCLR` reader"]
pub type R = crate::R<PintenclrSpec>;
#[doc = "Register `PINTENCLR` writer"]
pub type W = crate::W<PintenclrSpec>;
#[doc = "Field `TRCPT0` reader - Transfer Complete 0 Disable"]
pub type Trcpt0R = crate::BitReader;
#[doc = "Field `TRCPT0` writer - Transfer Complete 0 Disable"]
pub type Trcpt0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRCPT1` reader - Transfer Complete 1 Disable"]
pub type Trcpt1R = crate::BitReader;
#[doc = "Field `TRCPT1` writer - Transfer Complete 1 Disable"]
pub type Trcpt1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TRFAIL` reader - Error Flow Interrupt Disable"]
pub type TrfailR = crate::BitReader;
#[doc = "Field `TRFAIL` writer - Error Flow Interrupt Disable"]
pub type TrfailW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PERR` reader - Pipe Error Interrupt Disable"]
pub type PerrR = crate::BitReader;
#[doc = "Field `PERR` writer - Pipe Error Interrupt Disable"]
pub type PerrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TXSTP` reader - Transmit Setup Interrupt Disable"]
pub type TxstpR = crate::BitReader;
#[doc = "Field `TXSTP` writer - Transmit Setup Interrupt Disable"]
pub type TxstpW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `STALL` reader - Stall Inetrrupt Disable"]
pub type StallR = crate::BitReader;
#[doc = "Field `STALL` writer - Stall Inetrrupt Disable"]
pub type StallW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Transfer Complete 0 Disable"]
    #[inline(always)]
    pub fn trcpt0(&self) -> Trcpt0R {
        Trcpt0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Transfer Complete 1 Disable"]
    #[inline(always)]
    pub fn trcpt1(&self) -> Trcpt1R {
        Trcpt1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Error Flow Interrupt Disable"]
    #[inline(always)]
    pub fn trfail(&self) -> TrfailR {
        TrfailR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Pipe Error Interrupt Disable"]
    #[inline(always)]
    pub fn perr(&self) -> PerrR {
        PerrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Transmit Setup Interrupt Disable"]
    #[inline(always)]
    pub fn txstp(&self) -> TxstpR {
        TxstpR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Stall Inetrrupt Disable"]
    #[inline(always)]
    pub fn stall(&self) -> StallR {
        StallR::new(((self.bits >> 5) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Transfer Complete 0 Disable"]
    #[inline(always)]
    #[must_use]
    pub fn trcpt0(&mut self) -> Trcpt0W<PintenclrSpec> {
        Trcpt0W::new(self, 0)
    }
    #[doc = "Bit 1 - Transfer Complete 1 Disable"]
    #[inline(always)]
    #[must_use]
    pub fn trcpt1(&mut self) -> Trcpt1W<PintenclrSpec> {
        Trcpt1W::new(self, 1)
    }
    #[doc = "Bit 2 - Error Flow Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn trfail(&mut self) -> TrfailW<PintenclrSpec> {
        TrfailW::new(self, 2)
    }
    #[doc = "Bit 3 - Pipe Error Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn perr(&mut self) -> PerrW<PintenclrSpec> {
        PerrW::new(self, 3)
    }
    #[doc = "Bit 4 - Transmit Setup Interrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn txstp(&mut self) -> TxstpW<PintenclrSpec> {
        TxstpW::new(self, 4)
    }
    #[doc = "Bit 5 - Stall Inetrrupt Disable"]
    #[inline(always)]
    #[must_use]
    pub fn stall(&mut self) -> StallW<PintenclrSpec> {
        StallW::new(self, 5)
    }
}
#[doc = "HOST_PIPE Pipe Interrupt Flag Clear\n\nYou can [`read`](crate::Reg::read) this register and get [`pintenclr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pintenclr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PintenclrSpec;
impl crate::RegisterSpec for PintenclrSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`pintenclr::R`](R) reader structure"]
impl crate::Readable for PintenclrSpec {}
#[doc = "`write(|w| ..)` method takes [`pintenclr::W`](W) writer structure"]
impl crate::Writable for PintenclrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
}
#[doc = "`reset()` method sets PINTENCLR to value 0"]
impl crate::Resettable for PintenclrSpec {
    const RESET_VALUE: u8 = 0;
}