atsamd51n 0.14.2

Peripheral access API for ATSAMD51N microcontrollers (generated using svd2rust)
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136

#[doc = "Register `SEQCTRL[%s]` reader"]
pub type R = crate::R<SeqctrlSpec>;
#[doc = "Register `SEQCTRL[%s]` writer"]
pub type W = crate::W<SeqctrlSpec>;
#[doc = "Sequential Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u8)]
pub enum Seqselselect {
    #[doc = "0: Sequential logic is disabled"]
    Disable = 0,
    #[doc = "1: D flip flop"]
    Dff = 1,
    #[doc = "2: JK flip flop"]
    Jk = 2,
    #[doc = "3: D latch"]
    Latch = 3,
    #[doc = "4: RS latch"]
    Rs = 4,
}
impl From<Seqselselect> for u8 {
    #[inline(always)]
    fn from(variant: Seqselselect) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Seqselselect {
    type Ux = u8;
}
impl crate::IsEnum for Seqselselect {}
#[doc = "Field `SEQSEL` reader - Sequential Selection"]
pub type SeqselR = crate::FieldReader<Seqselselect>;
impl SeqselR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Seqselselect> {
        match self.bits {
            0 => Some(Seqselselect::Disable),
            1 => Some(Seqselselect::Dff),
            2 => Some(Seqselselect::Jk),
            3 => Some(Seqselselect::Latch),
            4 => Some(Seqselselect::Rs),
            _ => None,
        }
    }
    #[doc = "Sequential logic is disabled"]
    #[inline(always)]
    pub fn is_disable(&self) -> bool {
        *self == Seqselselect::Disable
    }
    #[doc = "D flip flop"]
    #[inline(always)]
    pub fn is_dff(&self) -> bool {
        *self == Seqselselect::Dff
    }
    #[doc = "JK flip flop"]
    #[inline(always)]
    pub fn is_jk(&self) -> bool {
        *self == Seqselselect::Jk
    }
    #[doc = "D latch"]
    #[inline(always)]
    pub fn is_latch(&self) -> bool {
        *self == Seqselselect::Latch
    }
    #[doc = "RS latch"]
    #[inline(always)]
    pub fn is_rs(&self) -> bool {
        *self == Seqselselect::Rs
    }
}
#[doc = "Field `SEQSEL` writer - Sequential Selection"]
pub type SeqselW<'a, REG> = crate::FieldWriter<'a, REG, 4, Seqselselect>;
impl<'a, REG> SeqselW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u8>,
{
    #[doc = "Sequential logic is disabled"]
    #[inline(always)]
    pub fn disable(self) -> &'a mut crate::W<REG> {
        self.variant(Seqselselect::Disable)
    }
    #[doc = "D flip flop"]
    #[inline(always)]
    pub fn dff(self) -> &'a mut crate::W<REG> {
        self.variant(Seqselselect::Dff)
    }
    #[doc = "JK flip flop"]
    #[inline(always)]
    pub fn jk(self) -> &'a mut crate::W<REG> {
        self.variant(Seqselselect::Jk)
    }
    #[doc = "D latch"]
    #[inline(always)]
    pub fn latch(self) -> &'a mut crate::W<REG> {
        self.variant(Seqselselect::Latch)
    }
    #[doc = "RS latch"]
    #[inline(always)]
    pub fn rs(self) -> &'a mut crate::W<REG> {
        self.variant(Seqselselect::Rs)
    }
}
impl R {
    #[doc = "Bits 0:3 - Sequential Selection"]
    #[inline(always)]
    pub fn seqsel(&self) -> SeqselR {
        SeqselR::new(self.bits & 0x0f)
    }
}
impl W {
    #[doc = "Bits 0:3 - Sequential Selection"]
    #[inline(always)]
    #[must_use]
    pub fn seqsel(&mut self) -> SeqselW<SeqctrlSpec> {
        SeqselW::new(self, 0)
    }
}
#[doc = "SEQ Control x\n\nYou can [`read`](crate::Reg::read) this register and get [`seqctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`seqctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SeqctrlSpec;
impl crate::RegisterSpec for SeqctrlSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`seqctrl::R`](R) reader structure"]
impl crate::Readable for SeqctrlSpec {}
#[doc = "`write(|w| ..)` method takes [`seqctrl::W`](W) writer structure"]
impl crate::Writable for SeqctrlSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
}
#[doc = "`reset()` method sets SEQCTRL[%s]
to value 0"]
impl crate::Resettable for SeqctrlSpec {
    const RESET_VALUE: u8 = 0;
}