1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
#[doc = "Reader of register MCFG"]
pub type R = crate::R<u32, super::MCFG>;
#[doc = "Writer for register MCFG"]
pub type W = crate::W<u32, super::MCFG>;
#[doc = "Register MCFG `reset()`'s with value 0"]
impl crate::ResetValue for super::MCFG {
type Type = u32;
#[inline(always)]
fn reset_value() -> Self::Type {
0
}
}
#[doc = "Cache Controller Monitor Counter Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum MODE_A {
#[doc = "0: Cycle counter"]
CYCLE_COUNT = 0,
#[doc = "1: Instruction hit counter"]
IHIT_COUNT = 1,
#[doc = "2: Data hit counter"]
DHIT_COUNT = 2,
}
impl From<MODE_A> for u8 {
#[inline(always)]
fn from(variant: MODE_A) -> Self {
variant as _
}
}
#[doc = "Reader of field `MODE`"]
pub type MODE_R = crate::R<u8, MODE_A>;
impl MODE_R {
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> crate::Variant<u8, MODE_A> {
use crate::Variant::*;
match self.bits {
0 => Val(MODE_A::CYCLE_COUNT),
1 => Val(MODE_A::IHIT_COUNT),
2 => Val(MODE_A::DHIT_COUNT),
i => Res(i),
}
}
#[doc = "Checks if the value of the field is `CYCLE_COUNT`"]
#[inline(always)]
pub fn is_cycle_count(&self) -> bool {
*self == MODE_A::CYCLE_COUNT
}
#[doc = "Checks if the value of the field is `IHIT_COUNT`"]
#[inline(always)]
pub fn is_ihit_count(&self) -> bool {
*self == MODE_A::IHIT_COUNT
}
#[doc = "Checks if the value of the field is `DHIT_COUNT`"]
#[inline(always)]
pub fn is_dhit_count(&self) -> bool {
*self == MODE_A::DHIT_COUNT
}
}
#[doc = "Write proxy for field `MODE`"]
pub struct MODE_W<'a> {
w: &'a mut W,
}
impl<'a> MODE_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: MODE_A) -> &'a mut W {
unsafe { self.bits(variant.into()) }
}
#[doc = "Cycle counter"]
#[inline(always)]
pub fn cycle_count(self) -> &'a mut W {
self.variant(MODE_A::CYCLE_COUNT)
}
#[doc = "Instruction hit counter"]
#[inline(always)]
pub fn ihit_count(self) -> &'a mut W {
self.variant(MODE_A::IHIT_COUNT)
}
#[doc = "Data hit counter"]
#[inline(always)]
pub fn dhit_count(self) -> &'a mut W {
self.variant(MODE_A::DHIT_COUNT)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03);
self.w
}
}
impl R {
#[doc = "Bits 0:1 - Cache Controller Monitor Counter Mode"]
#[inline(always)]
pub fn mode(&self) -> MODE_R {
MODE_R::new((self.bits & 0x03) as u8)
}
}
impl W {
#[doc = "Bits 0:1 - Cache Controller Monitor Counter Mode"]
#[inline(always)]
pub fn mode(&mut self) -> MODE_W {
MODE_W { w: self }
}
}