arm-generic-timer 0.3.0

Arm Generic Timer driver
Documentation
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
// SPDX-FileCopyrightText: Copyright The arm-generic-timer Contributors.
// SPDX-License-Identifier: MIT OR Apache-2.0

//! System register based timer driver implementations.
//!
//! See D24.10 Generic Timer registers.

use crate::{CounterInterface, TimerInterface};
use arm_sysregs::el0::{
    accessors::{
        read_cntfrq_el0, read_cntp_ctl_el0, read_cntp_cval_el0, read_cntp_tval_el0,
        read_cntpct_el0, read_cntv_ctl_el0, read_cntv_cval_el0, read_cntv_tval_el0,
        read_cntvct_el0, write_cntp_ctl_el0, write_cntp_cval_el0, write_cntp_tval_el0,
        write_cntv_ctl_el0, write_cntv_cval_el0, write_cntv_tval_el0,
    },
    registers::{CntpCtlEl0, CntpCvalEl0, CntpTvalEl0, CntvCtlEl0, CntvCvalEl0, CntvTvalEl0},
};
#[cfg(feature = "el1")]
use arm_sysregs::el1::{
    accessors::{
        read_cntps_ctl_el1, read_cntps_cval_el1, read_cntps_tval_el1, write_cntps_ctl_el1,
        write_cntps_cval_el1, write_cntps_tval_el1,
    },
    registers::{CntpsCtlEl1, CntpsCvalEl1, CntpsTvalEl1},
};
#[cfg(feature = "el2")]
use arm_sysregs::el2::{
    accessors::{
        read_cnthp_ctl_el2, read_cnthp_cval_el2, read_cnthp_tval_el2, read_cnthps_ctl_el2,
        read_cnthps_cval_el2, read_cnthps_tval_el2, read_cnthv_ctl_el2, read_cnthv_cval_el2,
        read_cnthv_tval_el2, read_cnthvs_ctl_el2, read_cnthvs_cval_el2, read_cnthvs_tval_el2,
        write_cnthp_ctl_el2, write_cnthp_cval_el2, write_cnthp_tval_el2, write_cnthps_ctl_el2,
        write_cnthps_cval_el2, write_cnthps_tval_el2, write_cnthv_ctl_el2, write_cnthv_cval_el2,
        write_cnthv_tval_el2, write_cnthvs_ctl_el2, write_cnthvs_cval_el2, write_cnthvs_tval_el2,
    },
    registers::{
        CnthpCtlEl2, CnthpCvalEl2, CnthpTvalEl2, CnthpsCtlEl2, CnthpsCvalEl2, CnthpsTvalEl2,
        CnthvCtlEl2, CnthvCvalEl2, CnthvTvalEl2, CnthvsCtlEl2, CnthvsCvalEl2, CnthvsTvalEl2,
    },
};

/// Physical Secure Timer
///
/// Uses `CNTPS_*` system registers.
#[cfg(feature = "el1")]
pub struct PhysicalSecureTimer(());

#[cfg(feature = "el1")]
impl PhysicalSecureTimer {
    /// Creates an instance of the Physical Secure Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTPS_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

#[cfg(feature = "el1")]
impl TimerInterface for PhysicalSecureTimer {
    fn enable(&mut self) {
        let control = read_cntps_ctl_el1();
        write_cntps_ctl_el1(control | CntpsCtlEl1::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cntps_tval_el1().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cntps_ctl_el1();
        control.set(CntpsCtlEl1::IMASK, !enabled);

        write_cntps_ctl_el1(control);
    }

    fn compare_value(&self) -> u64 {
        read_cntps_cval_el1().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cntps_tval_el1(CntpsTvalEl1::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cntps_cval_el1(CntpsCvalEl1::empty().with_comparevalue(compare_value));
    }
}

/// Hypervisor Physical Timer
///
/// Uses `CNTHP_*` system registers.
#[cfg(feature = "el2")]
pub struct HypervisorPhysicalTimer(());

#[cfg(feature = "el2")]
impl HypervisorPhysicalTimer {
    /// Creates an instance of the Hypervisor Physical Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTHP_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

#[cfg(feature = "el2")]
impl TimerInterface for HypervisorPhysicalTimer {
    fn enable(&mut self) {
        let control = read_cnthp_ctl_el2();
        write_cnthp_ctl_el2(control | CnthpCtlEl2::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cnthp_tval_el2().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cnthp_ctl_el2();
        control.set(CnthpCtlEl2::IMASK, !enabled);

        write_cnthp_ctl_el2(control);
    }

    fn compare_value(&self) -> u64 {
        read_cnthp_cval_el2().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cnthp_tval_el2(CnthpTvalEl2::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cnthp_cval_el2(CnthpCvalEl2::empty().with_comparevalue(compare_value));
    }
}

/// Secure EL2 Physical Timer
///
/// Uses `CNTHPS_*` system registers.
#[cfg(feature = "el2")]
pub struct SecureEl2PhysicalTimer(());

#[cfg(feature = "el2")]
impl SecureEl2PhysicalTimer {
    /// Creates an instance of the Secure EL2 Physical Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTHPS_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

#[cfg(feature = "el2")]
impl TimerInterface for SecureEl2PhysicalTimer {
    fn enable(&mut self) {
        let control = read_cnthps_ctl_el2();
        write_cnthps_ctl_el2(control | CnthpsCtlEl2::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cnthps_tval_el2().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cnthps_ctl_el2();
        control.set(CnthpsCtlEl2::IMASK, !enabled);

        write_cnthps_ctl_el2(control);
    }

    fn compare_value(&self) -> u64 {
        read_cnthps_cval_el2().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cnthps_tval_el2(CnthpsTvalEl2::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cnthps_cval_el2(CnthpsCvalEl2::empty().with_comparevalue(compare_value));
    }
}

/// EL2 Virtual Timer
///
/// Uses `CNTHV_*` system registers
#[cfg(feature = "el2")]
pub struct El2VirtualTimer(());

#[cfg(feature = "el2")]
impl El2VirtualTimer {
    /// Creates an instance of the EL2 Virtual Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTHV_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

#[cfg(feature = "el2")]
impl TimerInterface for El2VirtualTimer {
    fn enable(&mut self) {
        let control = read_cnthv_ctl_el2();
        write_cnthv_ctl_el2(control | CnthvCtlEl2::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cnthv_tval_el2().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cnthv_ctl_el2();
        control.set(CnthvCtlEl2::IMASK, !enabled);

        write_cnthv_ctl_el2(control);
    }

    fn compare_value(&self) -> u64 {
        read_cnthv_cval_el2().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cnthv_tval_el2(CnthvTvalEl2::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cnthv_cval_el2(CnthvCvalEl2::empty().with_comparevalue(compare_value));
    }
}

/// Secure EL2 Virtual Timer
///
/// Uses `CNTHVS_*` system registers
#[cfg(feature = "el2")]
pub struct SecureEl2VirtualTimer(());

#[cfg(feature = "el2")]
impl SecureEl2VirtualTimer {
    /// Creates an instance of the Secure EL2 Virtual Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTHVS_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

#[cfg(feature = "el2")]
impl TimerInterface for SecureEl2VirtualTimer {
    fn enable(&mut self) {
        let control = read_cnthvs_ctl_el2();
        write_cnthvs_ctl_el2(control | CnthvsCtlEl2::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cnthvs_tval_el2().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cnthvs_ctl_el2();
        control.set(CnthvsCtlEl2::IMASK, !enabled);

        write_cnthvs_ctl_el2(control);
    }

    fn compare_value(&self) -> u64 {
        read_cnthvs_cval_el2().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cnthvs_tval_el2(CnthvsTvalEl2::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cnthvs_cval_el2(CnthvsCvalEl2::empty().with_comparevalue(compare_value));
    }
}

/// Physical Timer
///
/// Uses `CNTP_*` system registers.
pub struct PhysicalTimer(());

impl PhysicalTimer {
    /// Creates an instance of the Physical Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTP_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

impl TimerInterface for PhysicalTimer {
    fn enable(&mut self) {
        let control = read_cntp_ctl_el0();
        write_cntp_ctl_el0(control | CntpCtlEl0::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cntp_tval_el0().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cntp_ctl_el0();
        control.set(CntpCtlEl0::IMASK, !enabled);

        write_cntp_ctl_el0(control);
    }

    fn compare_value(&self) -> u64 {
        read_cntp_cval_el0().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cntp_tval_el0(CntpTvalEl0::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cntp_cval_el0(CntpCvalEl0::empty().with_comparevalue(compare_value));
    }
}

/// Virtual Timer
///
/// Uses `CNTV_*` system registers.
pub struct VirtualTimer(());

impl VirtualTimer {
    /// Creates an instance of the Virtual Timer.
    ///
    /// # Safety
    ///
    /// The caller must ensure that no other instance exists and that there is
    /// no concurrent access to the CNTV_* system registers.
    pub const unsafe fn new() -> Self {
        Self(())
    }
}

impl TimerInterface for VirtualTimer {
    fn enable(&mut self) {
        let control = read_cntv_ctl_el0();
        write_cntv_ctl_el0(control | CntvCtlEl0::ENABLE);
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }

    fn timer_value(&self) -> i32 {
        read_cntv_tval_el0().timervalue() as i32
    }

    fn enable_interrupt(&mut self, enabled: bool) {
        let mut control = read_cntv_ctl_el0();
        control.set(CntvCtlEl0::IMASK, !enabled);

        write_cntv_ctl_el0(control);
    }

    fn compare_value(&self) -> u64 {
        read_cntv_cval_el0().comparevalue()
    }

    fn set_timer_value(&mut self, timer_value: i32) {
        write_cntv_tval_el0(CntvTvalEl0::empty().with_timervalue(timer_value as u32));
    }

    fn set_compare_value(&mut self, compare_value: u64) {
        write_cntv_cval_el0(CntvCvalEl0::empty().with_comparevalue(compare_value));
    }
}

/// Physical Counter.
pub struct PhysicalCounter;

impl CounterInterface for PhysicalCounter {
    fn counter_value(&self) -> u64 {
        read_cntpct_el0().physicalcount()
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }
}

/// Virtual Counter.
pub struct VirtualCounter;

impl CounterInterface for VirtualCounter {
    fn counter_value(&self) -> u64 {
        read_cntvct_el0().virtualcount()
    }

    fn frequency(&self) -> u32 {
        read_cntfrq_el0().clockfreq()
    }
}