alioth 0.12.0

Core library for Alioth, an experimental Type-2 hypervisor.
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105

// Copyright 2024 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

use std::os::fd::{FromRawFd, OwnedFd};

use snafu::ResultExt;

use crate::arch::reg::{Reg, SReg};
use crate::hv::kvm::vcpu::KvmVcpu;
use crate::hv::kvm::vm::KvmVm;
use crate::hv::{Result, Vcpu, error};
use crate::sys::kvm::{
    KvmArmVcpuFeature, KvmCap, KvmOneReg, kvm_arm_preferred_target, kvm_arm_vcpu_init,
    kvm_create_vcpu, kvm_get_one_reg, kvm_set_one_reg,
};

#[derive(Debug)]
pub struct VcpuArch {
    mpidr: u64,
}

impl VcpuArch {
    pub fn new(id: u64) -> Self {
        VcpuArch { mpidr: id }
    }
}

const fn encode_reg(reg: Reg) -> u64 {
    0x6030_0000_0010_0000 | ((reg as u64) << 1)
}

const fn encode_system_reg(reg: SReg) -> u64 {
    0x6030_0000_0013_0000 | reg.raw() as u64
}

impl KvmVcpu {
    pub fn create_vcpu(vm: &KvmVm, index: u16, _: u64) -> Result<OwnedFd> {
        let fd = unsafe { kvm_create_vcpu(&vm.vm.fd, index as u32) }.context(error::CreateVcpu)?;
        Ok(unsafe { OwnedFd::from_raw_fd(fd) })
    }

    pub fn kvm_vcpu_init(&mut self, is_bsp: bool) -> Result<()> {
        let mut arm_cpu_init =
            unsafe { kvm_arm_preferred_target(&self.vm.fd) }.context(error::CreateVcpu)?;
        self.vm.check_extension(KvmCap::ARM_PSCI_0_2)?;
        arm_cpu_init.features[0] |= KvmArmVcpuFeature::PSCI_0_2.bits();
        if !is_bsp {
            arm_cpu_init.features[0] |= KvmArmVcpuFeature::POWER_OFF.bits();
        }
        unsafe { kvm_arm_vcpu_init(&self.fd, &arm_cpu_init) }.context(error::CreateVcpu)?;
        self.set_sregs(&[(SReg::MPIDR_EL1, self.arch.mpidr)])
    }

    fn get_one_reg(&self, reg: u64) -> Result<u64> {
        let mut val = 0;
        let one_reg = KvmOneReg {
            id: reg,
            addr: &mut val as *mut _ as _,
        };
        unsafe { kvm_get_one_reg(&self.fd, &one_reg) }.context(error::VcpuReg)?;
        Ok(val)
    }

    fn set_one_reg(&self, reg: u64, val: u64) -> Result<()> {
        let one_reg = KvmOneReg {
            id: reg,
            addr: &val as *const _ as _,
        };
        unsafe { kvm_set_one_reg(&self.fd, &one_reg) }.context(error::VcpuReg)?;
        Ok(())
    }

    pub fn kvm_set_regs(&self, vals: &[(Reg, u64)]) -> Result<()> {
        for (reg, val) in vals {
            self.set_one_reg(encode_reg(*reg), *val)?;
        }
        Ok(())
    }

    pub fn kvm_get_reg(&self, reg: Reg) -> Result<u64> {
        self.get_one_reg(encode_reg(reg))
    }

    pub fn kvm_set_sregs(&self, vals: &[(SReg, u64)]) -> Result<()> {
        for (reg, val) in vals {
            self.set_one_reg(encode_system_reg(*reg), *val)?;
        }
        Ok(())
    }

    pub fn kvm_get_sreg(&self, reg: SReg) -> Result<u64> {
        self.get_one_reg(encode_system_reg(reg))
    }
}