aclint/
lib.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
#![no_std]
#![feature(naked_functions, asm_const)]
#![deny(warnings)]

use core::{arch::asm, cell::UnsafeCell, mem::size_of};

#[repr(transparent)]
pub struct MTIME(UnsafeCell<u64>);

#[repr(transparent)]
pub struct MTIMECMP(UnsafeCell<u64>);

#[repr(transparent)]
pub struct MSIP(UnsafeCell<u32>);

#[repr(transparent)]
pub struct SETSSIP(UnsafeCell<u32>);

#[repr(transparent)]
pub struct MTIMER([MTIMECMP; 4095]);

#[repr(transparent)]
pub struct MSWI([MSIP; 4095]);

#[repr(transparent)]
pub struct SSWI([SETSSIP; 4095]);

#[repr(C)]
pub struct SifiveClint {
    mswi: MSWI,
    reserve: u32,
    mtimer: MTIMER,
    mtime: MTIME,
}

impl SifiveClint {
    const MTIMER_OFFSET: usize = size_of::<MSWI>() + size_of::<u32>();
    const MTIME_OFFSET: usize = Self::MTIMER_OFFSET + size_of::<MTIMER>();

    #[inline]
    pub fn read_mtime(&self) -> u64 {
        unsafe { self.mtime.0.get().read_volatile() }
    }

    #[inline]
    pub fn write_mtime(&self, val: u64) {
        unsafe { self.mtime.0.get().write_volatile(val) }
    }

    #[inline]
    pub fn read_mtimecmp(&self, hart_idx: usize) -> u64 {
        unsafe { self.mtimer.0[hart_idx].0.get().read_volatile() }
    }

    #[inline]
    pub fn write_mtimecmp(&self, hart_idx: usize, val: u64) {
        unsafe { self.mtimer.0[hart_idx].0.get().write_volatile(val) }
    }

    #[inline]
    pub fn read_msip(&self, hart_idx: usize) -> bool {
        unsafe { self.mswi.0[hart_idx].0.get().read_volatile() != 0 }
    }

    #[inline]
    pub fn set_msip(&self, hart_idx: usize) {
        unsafe { self.mswi.0[hart_idx].0.get().write_volatile(1) }
    }

    #[inline]
    pub fn clear_msip(&self, hart_idx: usize) {
        unsafe { self.mswi.0[hart_idx].0.get().write_volatile(0) }
    }
}

impl SifiveClint {
    #[naked]
    pub extern "C" fn read_mtime_naked(&self) -> u64 {
        unsafe {
            asm!(
                "   addi sp, sp, -8
                    sd   a1, (sp)

                    li   a1, {offset}
                    add  a0, a0, a1

                    ld   a1, (sp)
                    addi sp, sp,  8

                    ld   a0, (a0)
                    ret
                ",
                offset = const Self::MTIME_OFFSET,
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn write_mtime_naked(&self, val: u64) -> u64 {
        unsafe {
            asm!(
                "   addi sp, sp, -8
                    sd   a1, (sp)

                    li   a1, {offset}
                    add  a0, a0, a1

                    ld   a1, (sp)
                    addi sp, sp,  8

                    sd   a1, (a0)
                    ret
                ",
                offset = const Self::MTIME_OFFSET,
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn read_mtimecmp_naked(&self, hart_idx: usize) -> u64 {
        unsafe {
            asm!(
                "   slli a1, a1, 3
                    add  a0, a0, a1

                    li   a1, {offset}
                    add  a0, a0, a1

                    ld   a0, (a0)
                    ret
                ",
                offset = const Self::MTIMER_OFFSET,
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn write_mtimecmp_naked(&self, hart_idx: usize, val: u64) {
        unsafe {
            asm!(
                "   slli a1, a1, 3
                    add  a0, a0, a1

                    li   a1, {offset}
                    add  a0, a0, a1

                    sd   a2, (a0)
                    ret
                ",
                offset = const Self::MTIMER_OFFSET,
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn read_msip_naked(&self, hart_idx: usize) -> bool {
        unsafe {
            asm!(
                "   slli a1, a1, 2
                    add  a0, a0, a1
                    lw   a0, (a0)
                    ret
                ",
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn set_msip_naked(&self, hart_idx: usize) {
        unsafe {
            asm!(
                "   slli a1, a1, 2
                    add  a0, a0, a1
                    addi a1, zero, 1
                    sw   a1, (a0)
                    ret
                ",
                options(noreturn),
            )
        }
    }

    #[naked]
    pub extern "C" fn clear_msip_naked(&self, hart_idx: usize) {
        unsafe {
            asm!(
                "   slli a1, a1, 2
                    add  a0, a0, a1
                    sw   zero, (a0)
                    ret
                ",
                options(noreturn),
            )
        }
    }
}

#[test]
fn test() {
    assert_eq!(core::mem::size_of::<MSWI>(), 0x3ffc);
    assert_eq!(core::mem::size_of::<SSWI>(), 0x3ffc);
    assert_eq!(core::mem::size_of::<MTIMER>(), 0x7ff8);
    assert_eq!(core::mem::size_of::<SifiveClint>(), 0xc000);
}