ab-riscv-interpreter 0.0.2

Composable and generic RISC-V interpreter
Documentation 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69

//! RV64 Zba extension

#[cfg(test)]
mod tests;

use crate::{ExecutableInstruction, ExecutionError, InterpreterState};
use ab_riscv_macros::instruction_execution;
use ab_riscv_primitives::instructions::rv64::b::zba::Rv64ZbaInstruction;
use ab_riscv_primitives::registers::general_purpose::Register;
use core::ops::ControlFlow;

#[instruction_execution]
impl<Reg, ExtState, Memory, PC, InstructionHandler, CustomError>
    ExecutableInstruction<
        InterpreterState<Reg, ExtState, Memory, PC, InstructionHandler, CustomError>,
        CustomError,
    > for Rv64ZbaInstruction<Reg>
where
    Reg: Register<Type = u64>,
    [(); Reg::N]:,
{
    #[inline(always)]
    fn execute(
        self,
        state: &mut InterpreterState<Reg, ExtState, Memory, PC, InstructionHandler, CustomError>,
    ) -> Result<ControlFlow<()>, ExecutionError<Reg::Type, CustomError>> {
        match self {
            Self::AddUw { rd, rs1, rs2 } => {
                let rs1_val = (state.regs.read(rs1) as u32) as u64;
                let value = rs1_val.wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh1add { rd, rs1, rs2 } => {
                let value = (state.regs.read(rs1) << 1).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh1addUw { rd, rs1, rs2 } => {
                let rs1_val = (state.regs.read(rs1) as u32) as u64;
                let value = (rs1_val << 1).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh2add { rd, rs1, rs2 } => {
                let value = (state.regs.read(rs1) << 2).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh2addUw { rd, rs1, rs2 } => {
                let rs1_val = (state.regs.read(rs1) as u32) as u64;
                let value = (rs1_val << 2).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh3add { rd, rs1, rs2 } => {
                let value = (state.regs.read(rs1) << 3).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::Sh3addUw { rd, rs1, rs2 } => {
                let rs1_val = (state.regs.read(rs1) as u32) as u64;
                let value = (rs1_val << 3).wrapping_add(state.regs.read(rs2));
                state.regs.write(rd, value);
            }
            Self::SlliUw { rd, rs1, shamt } => {
                let rs1_val = (state.regs.read(rs1) as u32) as u64;
                let value = rs1_val << (shamt & 0x3f);
                state.regs.write(rd, value);
            }
        }

        Ok(ControlFlow::Continue(()))
    }
}